

Parameterized Verification of Asynchronous Round-Based Distributed Algorithms via Reduction to Finite-Counter Systems

Nathalie Bertrand

Univ Rennes, Inria, CNRS, IRISA, France

Pranav Ghorpade

The University of Sydney, Australia

Sasha Rubin

The University of Sydney, Australia

Abstract

Traditional model-checking techniques typically verify distributed algorithms only for a fixed number of finite-state processes. Parameterized model checking generalizes this to any number of processes, while still typically assuming that each process is finite-state. In this work, we consider asynchronous round-based distributed algorithms in which each process is infinite-state since it can execute for an infinite number of rounds. We show that the parameterized verification problem for asynchronous round-based distributed algorithms is undecidable, already for simple specifications. Nevertheless, as our main contribution, we provide a reduction to LTL model checking over finite-counter systems and prove that it is sound and complete. This enables the use of off-the-shelf, mature symbolic model checkers for finite-counter systems. We demonstrate the practical applicability of this reduction by verifying safety and liveness properties of several asynchronous round-based consensus and leader-election algorithms using the nuXmv model checker.

2012 ACM Subject Classification Theory of computation → Verification by model checking; Theory of computation → Modal and temporal logics; Theory of computation → Distributed algorithms

Keywords and phrases parametrized verification, asynchronous round-based distributed algorithms, finite-counter systems, LTL model checking

1 Introduction

Asynchronous distributed algorithms consist of a parameterized number of identical processes that asynchronously exchange messages with other processes and update their local states. A subclass of these is that of asynchronous round-based distributed algorithms (ARDAs), in which each process progresses through an unbounded sequence of rounds and each message is tagged with the sender's current round number. Typical examples include Ben-Or's randomized consensus algorithms [4], Bracha's consensus algorithm [9], and Raft's leader-election algorithm [35]. In the absence of synchronization, processes in such algorithms may drift across rounds, so each process must store its current round index as part of its local state. Since this index is unbounded, each process has infinitely many possible states. Consequently, the global system exhibits two orthogonal sources of unboundedness: the parameterized number of processes and the unbounded round index of each process.


Parameterized verification of distributed algorithms refers to checking their correctness for all numbers n of processes, provided that a resilience condition relating n and the maximum number t of faulty processes is satisfied (e.g., $3t < n$). Parameterized model checking provides techniques that cope with all admissible valuations of the parameters n and t , namely those satisfying the resilience condition. However, it typically assumes that processes are finite-state (see, for instance, the book [8] or the recent survey [25]) and is therefore not directly applicable to asynchronous round-based distributed algorithms. Moreover, even for

fixed parameter values, the resulting system is infinite-state because of the round indices and cannot be directly handled by finite-state model checkers such as SPIN, NuSMV, or TLA+.

In this work, we introduce a modeling formalism for a broad class of ARDAs, together with a specification logic designed to express their standard correctness properties. For this formalism, we show that the parameterized verification problem is undecidable, whereas the fixed-instance verification problem is decidable. To address the parameterized case despite this undecidability, we give a sound and complete reduction to LTL model checking over finite-counter systems. Although this target problem is itself undecidable, it is well studied, and sound, necessarily incomplete, symbolic model-checking techniques for it have been developed and implemented, for example in nuXmv [10]. Thus, our reduction enables the use of existing symbolic model checkers for parameterized verification of ARDAs, while also potentially benefiting from future advances in such tools. To assess the practical applicability of the reduction, we apply it to four case studies: (i) Ben-Or’s consensus with crash faults [4, Algo A], (ii) Ben-Or’s consensus with Byzantine faults [4, Algo B], (iii) Bracha’s consensus with Byzantine faults [9, Fig. 4], and (iv) Raft’s leader-election [35, Sec. 5.2]. Using nuXmv as the back end, we verify safety and liveness properties, namely agreement, validity, termination (under some condition), and leader uniqueness. These case studies suggest that existing verification engines can efficiently handle the resulting finite-counter systems.

Brief Overview. § 2.1 introduces templates for ARDAs. A template specifies the symbolic parameters of the algorithm together with the behavior of a single process. For each admissible parameter valuation, it induces a round-based distributed transition system (RDTS) capturing the behavior of the resulting interacting processes. The parameterized semantics (parameterized RDTS) is obtained as the disjoint union of these fixed-instance RDTS over all admissible parameter valuations. § 2.2 identifies a class of *action-based* temporal properties, called *history state-count properties*, and introduces a tailored action-based logic, *history state-count logic* (HSCL). This logic is deliberately restricted so that it can be translated into state-based LTL, while remaining expressive enough to capture standard correctness conditions for consensus and leader election. § 2.3 gives a reduction from the non-halting problem for two-counter machines to the verification problem of parameterized RDTS against HSCL formulas, thereby establishing undecidability. § 3.1 gives four sound and complete transformations that reduce the parameterized RDTS to a finite-counter system while preserving history state-count properties. § 3.2 then gives two further sound and complete transformations that reduce verification of parameterized RDTS against HSCL formulas to LTL model checking over finite-counter systems. When specialized to fixed-instance semantics RDTS, our reduction yields a *one-counter* system for history state-count properties and reduces verification of RDTS against HSCL formulas to LTL model checking over *finite-state* systems. This proves that the fixed-instance verification problem is decidable. § 4 presents the case studies, and § 5 concludes the paper.

Related Work. Round-based distributed algorithms belong to the broader class of fault-tolerant distributed algorithms, which also includes algorithms in which processes are finite-state, such as broadcast algorithms. Threshold automata [27, 26] provide a successful framework for parameterized verification of such finite-state algorithms by abstracting them to finite-counter systems that can be analyzed by symbolic model checkers. This line of work was later extended to synchronous round-based distributed algorithms through synchronous threshold automata [40]. For asynchronous round-based distributed algorithms (ARDAs), a compositional approach was proposed in [6]. It reduces the verification to proof obligations for individual rounds, which are handled within the threshold-automata framework. A limitation is that the target property is not established directly: one must first identify suitable round



■ **Figure 1** Our reduction improves over the verification framework for layered ARDAs by [7, 42] in both scope and the ability to reuse mature verification tools.

invariants and then argue separately that these invariants imply the desired property.

Layered threshold automata [7], together with the PyLTA prototype [42], were later proposed as a more direct framework for verifying ARDAs. However, this framework is restricted to algorithms that admit a *layered* structure, thereby excluding, for instance, most leader-election algorithms. More importantly, the corresponding verification procedure does not retain the main tooling advantage of standard threshold automata. It first gives a sound and complete abstraction to counter systems with *infinitely* many counters, and then applies a further abstraction to finite-state systems that is *incomplete*. As a result, the approach relies on a bespoke CEGAR loop rather than on off-the-shelf symbolic model checking. In contrast, our work targets a broader class of ARDAs, including leader-election algorithms, and gives a sound and complete reduction to finite-counter systems. This enables the use of mature general-purpose symbolic model checkers, as illustrated in Fig. 1.

Traditionally, parameterized verification of ARDAs has largely relied on human-guided methods. Interactive theorem provers such as Rocq, Isabelle/HOL, and TLA+ have been used to formalize distributed algorithms and establish their correctness through mechanized, expert-driven proofs [43, 11, 5]. Deductive verification frameworks such as Ivy [36] encode distributed algorithms in first-order logic and can prove correctness automatically once suitable inductive invariants are provided. However, discovering invariants remains challenging, motivating a large body of work on automatic inductive-invariant inference [21, 45, 24, 37].

For fixed-instance verification, prior work [16, 34] applies finite-state model-checking tools to prove correctness for a fixed number of processes executing a bounded number of rounds. In contrast, our setting imposes no bound on the number of rounds. The work of [13] also addresses fixed-instance verification of round-based consensus algorithms in the Heard-Of model [14], using TLC to verify fixed instances of algorithms such as OneThirdRule and UniformVoting. However, their reduction is tailored to TLA+/TLC, whose specifications are written in the Temporal Logic of Actions, whereas our reduction targets standard LTL model checking. Moreover, our framework handles a broader class of algorithms, including Byzantine fault-tolerant consensus algorithms and leader-election algorithms.

2 Modeling Asynchronous Round-Based Distributed Algorithms

This section introduces the process templates that serve as our formal model, together with the specification language and verification problems studied in the paper.

2.1 Round-based Process Templates

The syntax of our model is motivated by the typical structure of ARDAs; see Fig. 2 (left) for an example. These algorithms are parameterized; processes communicate via broadcast, with choices governed by threshold guards; and the overall behavior of each process is composed

b is referred to as the jump bound. A broadcast function Bcast maps each location to the message sent while entering it: here, for $i = 1, 2$, w_i maps to m_i , and d_i maps to \perp (i.e., no broadcast). As exhibited by this example, we assume that the subgraph formed by the solid edges (i.e., those with $\text{type} = 0$) is acyclic.

► **Definition 1** (Round-based process templates). *Let $b \in \mathbb{N}$ be a jump bound. A round-based process template, or simply a template, is a tuple $\langle P, \text{rc}, \mathcal{L}, \mathcal{I}, \mathcal{M}, \text{Bcast}, \text{Rules} \rangle$ where:*

- P is a finite set of symbolic parameters, including n , the number of processes;
- $\text{rc} \in \text{LinArith}(P)$ is a resilience condition;
- \mathcal{L} is a finite set of locations, and $\mathcal{I} \subseteq \mathcal{L}$ is the set of initial locations;
- \mathcal{M} is a finite set of message types;
- $\text{Bcast} : \mathcal{L} \rightarrow \mathcal{M} \cup \{\perp\}$ is the broadcast function;
- Rules is a finite set of transition rules, where transition rule ρ is a record of the form $\rho = \{\text{from} \in \mathcal{L}, \text{to} \in \mathcal{L}, \text{type} \in \llbracket 0, b \rrbracket, \text{guard} \in \text{LinArith}(\mathcal{M} \cup P)\}$. The set Rules is required to satisfy the following conditions:
 1. the subgraph induced by the rules ρ with $\rho.\text{type} = 0$ is acyclic;
 2. no rule ρ with $\rho.\text{type} = 0$ has $\rho.\text{to} \in \mathcal{I}$;
 3. for all rules $\rho, \rho' \in \text{Rules}$ such that $\rho.\text{type} = 0$ and $\rho'.\rho.\text{to}$ by a finite sequence of type-0 rules, the guard $\rho'.$ guard is monotone in the message variables occurring in $\rho.\text{guard}$.

In this definition, rc specifies the admissible parameter valuations; \mathcal{L} and \mathcal{M} denote, respectively, the locations a process may occupy and the message types it may send in a round; and each rule specifies a source location, a target location, a round increment of at most b , and the guard under which it is enabled. Condition 1 ensures that each process visits each location at most once within a round. Condition 2 ensures that processes enter initial locations only at the start of a new round. Condition 3 is a technical monotonicity condition adapted from [41]. It is needed for the completeness proof of the received-message abstraction, one of the six transformations presented in § 3. Importantly, the overall reduction remains sound even without this condition. Moreover, as argued in [41], the monotonicity condition is often implicitly assumed by distributed algorithms designers, and are thus satisfied by a wide range of distributed algorithms, such as the ones from [9, 4, 38, 12, 39].

Informally, Condition 3 ensures that once a process takes a type-0 rule, increasing the message counts that appear in that rule's guard cannot disable any rule that may be taken later in the same round. For example, if $\rho.\text{guard} = m_1 + m_2 < n/2$, then every rule ρ' whose source location is reachable from $\rho.\text{to}$ by a finite sequence of type-0 rules, and hence may be taken after ρ within the same round, must have a guard that is monotone in m_1 and m_2 . Here, a guard $g \in \text{LinArith}(X)$ is *monotone* in a set $Y \subseteq X$ if, for all valuations $\mu, \mu' : X \rightarrow \mathbb{N}$, whenever μ satisfies g , $\mu'(y) \geq \mu(y)$ for all $y \in Y$, and $\mu'(x) = \mu(x)$ for all $x \in X \setminus Y$, it also holds that μ' satisfies g .

While a template describes the symbolic parameters and the behavior of a single process, the semantics of several interacting processes is represented by an infinite-state transition system. We first define the fixed-instance semantics, for a given parameter valuation, and then lift it to the parameterized semantics over all admissible parameter valuations.

Given a template \mathcal{T} and a parameter valuation $\nu : P \rightarrow \mathbb{N}$ such that $\nu \models \text{rc}$, the system of $\nu(n)$ identical processes executing \mathcal{T} is represented by the action-labeled transition system $\text{RDTS}(\mathcal{T}, \nu) = \langle S_\nu, I_\nu, \text{Act}_\nu, \text{Tr}_\nu \rangle$. Its semantics is sketched here and detailed in App. A.1. Elements of S_ν are *global states* (or configurations), each composed of a process state and a

network state. The *process state* $\text{PState} : \llbracket 1, \nu(n) \rrbracket \rightarrow \langle \text{loc} : \mathcal{L}, \text{rd} : \mathbb{N}, \text{rcvMsg} : \mathcal{M} \times \mathbb{N} \rightarrow \mathbb{N} \rangle$ stores for each process: its current round, location, and multiset of received message types. The latter records how many messages of a given type were received with a given round tag. The *network state* $\text{NState} : \mathcal{M} \times \mathbb{N} \rightarrow \mathbb{N}$ collects the number of messages of each type and round tag that were broadcast. In every configuration, the number of received messages (in process state) is pointwise bounded by the number of broadcast messages (in network state). Initial global states I_ν are those where all processes are in initial locations at round 0 with empty set of received messages, and the network state contains no message. Actions in Act_ν are of two types: (i) a reception $\text{Receive}(i, \langle m, r \rangle)$, where process i receives a message of type m tagged with round r , or (ii) an update $\text{Update}(i, \rho, r)$, where process i updates its state according to rule ρ of the template at round r . A message reception is enabled for a process if its count of received messages (of that type and round tag) is strictly less than the number of similar broadcast messages in the network state; the process then increments its message count accordingly. An update $\text{Update}(i, \rho, r)$ is enabled if process i is at location $\rho.\text{frm}$ in round r , and its received messages with round tag r satisfy the guard $\rho.\text{guard}$; the process location and its round are then updated to $\rho.\text{to}$ and $r + \rho.\text{type}$, and the process broadcasts a message $\text{Bcast}(\rho.\text{to})$ (unless $\rho.\text{to} = \perp$) tagged with round $r + \rho.\text{type}$ on the network state. An *execution* of $\text{RDTS}(\mathcal{T}, \nu)$ is a finite or infinite alternating sequence of configurations and transitions starting from an initial configuration.

To reason about all admissible parameter valuations simultaneously, we lift the fixed-instance transition system RDTS to its parameterized counterpart $\text{PRDTS}(\mathcal{T})$, which takes the disjoint union of all $\text{RDTS}(\mathcal{T}, \nu)$ for $\nu \models \text{rc}$ (see App. A.2).

2.2 History State-Count Properties and Logic

The choice of a property class is central to any verification framework, as it determines both the expressiveness of the specifications and the feasibility of the reductions. We therefore need a specification formalism that balances three requirements: (i) expressiveness, to capture standard correctness conditions for ARDAs, as enumerated in Fig. 3 (left); (ii) reduction-compatibility, to establish a sound and complete reduction from parameterized RDTS to finite-counter systems; (iii) LTL-translatability, so that the final verification problem can be expressed as standard LTL model checking.

Previously introduced specification formalisms for threshold automata fall short in expressing standard correctness properties of ARDAs. Specifically, ELTL_{FT} [26] lacks quantification over rounds and thus cannot express standard properties such as agreement. The extension with universal round quantifiers [6] enables reasoning about properties local to individual rounds, but it still cannot express consensus properties that inherently span multiple rounds, such as agreement. Finally, [7] does not define a formal specification logic and relies on assumptions about its successive abstractions that guarantee preservation of correctness.

These limitations motivate our choice of specification formalism. We propose a semantic class of *history state-count* (HSC) properties, chosen to satisfy expressiveness and reduction-compatibility. We also introduce HSC logic (HSCL), a syntactic fragment of temporal logic whose formulas denote a subset of HSC properties and are designed to be LTL-translatable while retaining expressiveness. In contrast to prior state-based approaches [26, 7], the HSC properties are action-based. This distinction is important for our reduction: although relevant action histories could, in principle, be encoded by auxiliary state predicates, the specifications and reduction are most naturally formulated in terms of the occurrence of transitions. Thus, instead of taking a restricted fragment of state-based LTL as the specification language, we use action-based HSCL and later translate it into LTL over the reduced finite-counter system.

2.2.1 History State-Count Properties

A History State-Count (HSC) property applies to history state-count traces of executions. For an execution π , its *history state-count trace* (hsc-trace) is a function $\text{hsc}(\pi) : \mathcal{L} \times \mathbb{N} \rightarrow \mathbb{N}$ that records, along π , the aggregate number of process visits to each location in every round. Formally, for a location ℓ and a round tag r , $\text{hsc}(\pi)(\ell, r)$ denotes the number of update actions, with some rule ρ and round tag r' taken along π such that $\rho.\text{to} = \ell$ and $r' + \rho.\text{type} = r$. Hence, the hsc-trace is entirely determined by the multiset of pairs (ρ, r) corresponding to the update actions occurring along the execution. Since each process can visit any location at most once per round (Condition 1, Def. 1), the hsc-trace equivalently captures, for every pair of a location and a round tag, the number of processes that have visited it.

For a template \mathcal{T} with locations \mathcal{L} , a *history state-count* (HSC) property is a family $\mathcal{P} = \{\mathcal{P}_\nu \subseteq \text{Dom} \mid \nu : \mathbf{P} \rightarrow \mathbb{N}\}$, where $\text{Dom} = \{f : \mathcal{L} \times \mathbb{N} \rightarrow \mathbb{N}\}$. We write $\text{Traces}(\text{RDTS}(\mathcal{T}, \nu)) = \{\text{hsc}(\pi) \mid \pi \text{ is an execution of } \text{RDTS}(\mathcal{T}, \nu)\}$. We write $\text{RDTS}(\mathcal{T}, \nu) \models \mathcal{P}$ iff $\text{Traces}(\text{RDTS}(\mathcal{T}, \nu)) \subseteq \mathcal{P}_\nu$, and define $\text{PRDTS}(\mathcal{T}) \models \mathcal{P}$ iff, for all valid parameter valuations ν , $\text{RDTS}(\mathcal{T}, \nu) \models \mathcal{P}$.

2.2.2 History State-Count Logic (HSCL)

Informally, HSCL has two types of atomic constraints: (i) *universal, round-local constraints* of the form $\forall r. \alpha_r$, which, for each round r , allow one to bound a weighted sum of visits to locations in that round by a threshold; and (ii) *cumulative constraints*, written β , which allow one to bound the corresponding weighted sum aggregated over all rounds. Formulas in HSCL are Boolean combinations (using \neg, \wedge) of these two types. Note that existential quantification over rounds is expressible as $\neg \forall r. \alpha_r \equiv \exists r. \neg \alpha_r$.

► **Definition 2** (HSC). *Let \mathcal{X} be a finite set of locations and \mathcal{Y} a finite set of parameters. Formulas of HSCL follow the grammar:*

$$\varphi ::= \forall r. \alpha_r \mid \beta \mid \neg \varphi \mid (\varphi \wedge \varphi)$$

$$\text{with } \alpha_r ::= \sum_{\ell \in \mathcal{X}} c_\ell \cdot \kappa(\ell, r) \leq t, \quad \beta ::= \sum_{\ell \in \mathcal{X}} c_\ell \cdot \sum_{r \in \mathbb{N}} \kappa(\ell, r) \leq t$$

where $c_\ell \in \mathbb{N}$ are non-negative weights; $\kappa(\ell, r)$ is a variable (for $\ell \in \mathcal{X}$, $r \in \mathbb{N}$) interpreted as the number of process-visits to ℓ in round r ; and the threshold t is a linear term over \mathcal{Y} of the form $t = b_0 + \sum_{y \in \mathcal{Y}} b_y \cdot y$, with $b_0, b_y \in \mathbb{Z}$. We call instances of α_r round-local atoms and instances of β cumulative atoms¹.

For a process template \mathcal{T} with a location set \mathcal{L} and a parameter set \mathbf{P} , we interpret \mathcal{X} as a subset of \mathcal{L} and \mathcal{Y} as a subset of \mathbf{P} . A HSCL formula φ represents the HSC property $\mathcal{P}^\varphi = \{\mathcal{P}_\nu^\varphi \mid \nu : \mathbf{P} \rightarrow \mathbb{N}\}$ where for a parameter valuation ν , set $\mathcal{P}_\nu^\varphi = \{f : \mathcal{L} \times \mathbb{N} \rightarrow \mathbb{N} \mid f, \nu \models \varphi\}$. Here, $f, \nu \models \varphi$ iff φ evaluates to true under the substitution of each threshold term t in φ with its value under ν (i.e., $t[\mathcal{Y} \leftarrow \nu]$), and of each variable $\kappa(x, r)$ with $f(x, r)$. We write $\text{RDTS}(\mathcal{T}, \nu) \models \varphi$ if $\text{RDTS}(\mathcal{T}, \nu) \models \mathcal{P}^\varphi$, and $\text{PRDTS}(\mathcal{T}) \models \varphi$ if $\text{PRDTS}(\mathcal{T}) \models \mathcal{P}^\varphi$.

HSCL can express the five standard correctness properties listed in Fig. 3. The same figure gives the corresponding HSCL formulas and their LTL translations. We discuss the translation from HSCL to LTL in § 3.2. As we will see, HSCL formulas infact translate to

¹ Although the sum in β may diverge, since $c_\ell \geq 0$ and t is finite, satisfaction of β is determined by a finite partial sum.

Agreement: Either no correct process decides on 0, or no correct process decides on 1.	
$A := \forall r. \kappa(d0, r) \leq 0 \vee \forall r. \kappa(d1, r) \leq 0$	$\text{LTL}(A) = \mathbf{G}(\text{local}(d0) \leq 0) \vee \mathbf{G}(\text{local}(d1) \leq 0)$
Validity: If no correct process starts with 0, then no correct process decides on 0.	
$V := \forall r. \kappa(d0, r) \leq 0$	$\text{LTL}(V) = \mathbf{G}(\text{local}(d0) \leq 0)$
Termination: Eventually, all correct processes decide.	
$T := \neg(\sum_r \kappa(d0, r) + \kappa(d1, r) \leq N_c - 1)$	$\text{LTL}(T) = \neg\mathbf{G}(\text{cumul}(d0) + \text{cumul}(d1) \leq N_c)$
Restricted Termination: If one correct process decides, then all correct processes decide.	
$\text{RT} := \neg(\sum_r \kappa(d0, r) + \kappa(d1, r) \leq 0) \implies T$	$\text{LTL}(\text{RT}) = \neg\mathbf{G}(\text{cumul}(d0) + \text{cumul}(d1) \leq 0) \implies \text{LTL}(T)$
Leader Uniqueness: At most one leader process per round.	
$\text{LU} := \forall r. \kappa(\text{ldr}, r) \leq 1$	$\text{LTL}(\text{LU}) = \mathbf{G}(\text{local}(\text{ldr}) \leq 1)$

■ **Figure 3** Expressing correctness properties of ARDAs in HSCL and their LTL translations (see § 3.2). $\mathcal{X} = \{d0, d1, \text{ldr}\}$ denote decision-0, decision-1, and leader locations, respectively, and $\mathcal{Y} = \{N_c\}$ denotes the number of correct processes. Formulas for (restricted) termination assume that processes halt after making a decision.

restricted LTL properties, namely obligation properties [33]. These five properties guided the design of HSCL, whose syntax is tailored to encode them effectively. Although HSCL is intentionally minimal, our reduction to a finite-counter system applies more broadly to arbitrary HSC properties. Thus, the logic is not intended as a general-purpose specification language, but rather as a concise intermediate representation that facilitates translation to LTL.

2.3 Verification Problems

We can now define the four verification problems studied in this work. They are obtained by combining a choice of semantics, fixed-instance or parameterized, with a choice of specification formalism: either an arbitrary HSC property or a property expressed in HSCL.

- P1 Fixed-instance HSC-Verification** Given a template \mathcal{T} , an HSC property \mathcal{P} , and a parameter valuation ν with $\nu \models \text{rc}$, does $\text{RDTS}(\mathcal{T}, \nu) \models \mathcal{P}$?
- P2 Parameterized HSC-Verification** Given a template \mathcal{T} and an HSC property \mathcal{P} , does $\text{PRDTS}(\mathcal{T}) \models \mathcal{P}$?
- P3 Fixed-instance HSCL-Verification** Given a template \mathcal{T} , an HSCL formula φ , and a parameter valuation ν with $\nu \models \text{rc}$, does $\text{RDTS}(\mathcal{T}, \nu) \models \varphi$?
- P4 Parameterized HSCL-Verification** Given a template \mathcal{T} and an HSCL formula φ , does $\text{PRDTS}(\mathcal{T}) \models \varphi$?

Note that P1 and P2 are mathematical problems, whereas P3 and P4 are computational decision problems. The reductions developed in the next section relate these four problems to model checking problems over finite-state, one-counter, and finite-counter systems; see Table 1. In particular, the reduction for P3 yields LTL model checking over a finite-state system, and is therefore decidable. By contrast, the reduction for P4 yields LTL model checking over a finite-counter system. Here, a finite-counter system², is a symbolic representation of a transition system whose states are valuations of finitely many variables, called *counters*, ranging over the non-negative integers, and whose set of initial states and transition relation are definable by linear-arithmetic formulas over these counters. For model checking over

² finite-counter systems are instances of Presburger counter systems [17] with quantifier-free predicates

such systems, we allow LTL atoms to be linear-arithmetic formulas over the counters; see App. A.3 for formal definitions.

LTL model checking over finite-counter systems is undecidable in general, thus the reduction above does not by itself give a decision procedure for P4. We next show that P4 is indeed undecidable, by extending the undecidability result of [40] from synchronous round-based distributed algorithms to our asynchronous setting.

► **Theorem 3.** *Parameterized HSCL-Verification is undecidable.*

Proof. We reduce from the non-halting problem for two-counter machines (known to be undecidable [8]). Let \mathcal{C} be a two-counter machine with a finite set of control states S , an initial state s_{init} , a halting state s_{halt} , and a finite set of commands Δ . Each command in Δ has the form (s, op, s') , where op is an operation of the form $\text{inc}(c_i)$, $\text{dec}(c_i)$, or $\text{iszero}(c_i)$ for $i \in \{1, 2\}$. Commands with operations $\text{dec}(c_i)$ and $\text{iszero}(c_i)$ are enabled only when $c_i > 0$ and $c_i = 0$, respectively. From \mathcal{C} we construct a round-based process template $\mathcal{T}_{\mathcal{C}}$ and an HSCL formula $\varphi_{\mathcal{C}}$ such that \mathcal{C} has no halting execution iff $\text{PRDTS}(\mathcal{T}_{\mathcal{C}}) \models \varphi_{\mathcal{C}}$.

The construction maintains the following invariant. The r -th configuration (s, v_1, v_2) of an execution of \mathcal{C} is represented by a global configuration in which all processes have just jumped to round r , with one process, referred to as the controller, in location l_s , and v_i many processes in location l_{c_i} (for $i = 1, 2$), and the rest of the processes are in l_{res} (“reserve”). Thus, initially, one process is in $l_{s_{\text{init}}}$ and all other processes are in l_{res} .

A transition in \mathcal{C} from configuration (s, v_1, v_2) on a command, say, $(s, \text{inc}(c_1), s')$, is simulated as follows. First, the controller moves from l_s to an intermediate location $l_{(s, \text{inc}(c_1), s')}$ in the same round and broadcasts message m_{inc, c_1} ; this message enables a process to move from l_{res} to another intermediate location l_{inc, c_1} of the same round and broadcast the message m_{ack} ; this acknowledgment then allows all processes to move to their corresponding locations in the next round, i.e., the controller to $l_{s'}$, the process in l_{inc, c_1} to l_{c_1} , and the remaining processes to stay in their current locations. Upon entering the new round, each non-controller process broadcasts a ready message indicating whether it is in l_{c_1} , l_{c_2} , or l_{res} . Once the controller enters the next round and receives all $n - 1$ ready messages, the simulated transition is complete. The other commands are simulated similarly; in particular, the ready-messages counts are used to test the enabledness of decrement and zero-test commands.

The template semantics is an over-approximation of the intended simulation. For example, several processes in l_{res} may receive m_{inc, c_1} and move to l_{inc, c_1} in the same round, thereby increasing the value of c_1 by more than one. The formula $\varphi_{\mathcal{C}} := \neg\psi_{\mathcal{C}}$ where $\psi_{\mathcal{C}}$ conjuncts conditions ensuring well-formedness of the simulation with a halting condition: in each round, at most one process may visit some location l_s with $s \in S$, at most one process may visit an intermediate location l_{inc, c_i} or l_{dec, c_i} , and some process eventually visits $l_{s_{\text{halt}}}$. Thus, $\varphi_{\mathcal{C}}$ holds on all executions of $\text{PRDTS}(\mathcal{T}_{\mathcal{C}})$ iff no well-formed simulated execution of \mathcal{C} reaches s_{halt} .

The full definition of $\mathcal{T}_{\mathcal{C}}$ and $\varphi_{\mathcal{C}}$ is given in App. A.4. ◀

■ **Table 1** Reductions to model-checking (MC) problems over one-counter, finite-counter, and finite-state systems. All reductions are sound and complete.


Problem	Reduced problem	Ref.
P1 Fixed-instance HSC-Verification	MC of one-counter systems w.r.t. HSC	Thm. 9
P2 Parameterized HSC-Verification	MC of finite-counter systems w.r.t. HSC	Thm. 10
P3 Fixed-instance HSCL-Verification	MC of finite-state systems w.r.t. LTL	Thm. 13
P4 Parameterized HSCL-Verification	MC of finite-counter systems w.r.t. LTL	Thm. 14

3 Reductions

This section presents the reductions summarized in Table 1. They are obtained by a sequence of sound and complete transformation steps. Due to space constraints, we present only the intuition behind each step and defer the formal definitions and proofs to the App. B.

3.1 Reductions for HSC Properties

In this subsection, we present a reduction pipeline for HSC properties, shown in Fig. 4. The pipeline is sound and complete for HSC properties, and reduces fixed-instance semantics to one-counter systems and parameterized semantics to finite-counter systems. At a high level, the counters of the reduced systems record, for each relevant round, (i) the number of processes at each location and (ii) the number of messages of each type that have been broadcast. For the fixed-instance semantics, given a template \mathcal{T} and valuation ν , the system $\text{RDTS}(\mathcal{T}, \nu)$ reduces to a finite-counter system in which all counters except one are bounded by the number of processes $\nu(n)$; hence, the target is a *one-counter system*. For the parameterized semantics, we exploit the fact that our reductions for fixed instances guarantee that the set of counters is identical across parameter valuations. Taking the disjoint union over all admissible ν thus yields a *finite-counter system*. The reduction pipeline consists of four steps. At each step X , we denote by $\text{RDTS}^X(\mathcal{T}, \nu) = \langle S_\nu^X, I_\nu^X, Act_\nu^X, Tr_\nu^X \rangle$ the fixed-instance semantics after the step X .



■ **Figure 4** Reduction pipeline for fixed-instance and parameterized verification of HSC properties. All steps are sound and complete. RMA stands for received-message abstraction, PIA for process-identity abstraction, SSR for semi-synchronous restriction, and BWA for bounded-window abstraction. In the fixed-instance (resp. parameterized) setting, the target semantics BWA is a one-counter (resp. finite-counter) system.

Step 1. Received-Message Abstraction (RMA)

The first step exploits the fact that the *hsc*-trace of an execution is insensitive to Receive transitions. Consequently, receive transitions can be treated as stutter steps. In the abstract system $\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu)$, the receive transitions are dropped and the elements of S_ν^{RMA} remain pairs of process and network states, except that the process state is simplified to $\text{PState} : \llbracket 1, \nu(n) \rrbracket \rightarrow \langle \text{loc} : \mathcal{L}, \text{rd} : \mathbb{N} \rangle$, omitting rcvMsg . Since Update transitions in $\text{RDTS}(\mathcal{T}, \nu)$ are enabled only when their guards are justified by received messages, enabledness must now be redefined: in the abstract system, guards are evaluated *existentially* with respect to subsets of messages recorded in the network state NState . While abstraction of received messages has appeared in prior work [41, 7] in a state-based form, we give here an action-based formulation that treats receive transitions as stuttering steps. This yields refinement and forward simulation in the sense of Lynch et al. [32].

With Receive transitions as stutter steps, we establish a forward simulation [32, § 3.2] between the concrete semantics and the RMA semantics, proving that RMA is sound for HSC properties. The completeness of RMA is more subtle. The abstraction discards the

concrete record of which messages a process has already *received and used* to satisfy previous guards. As a result, in the abstract enabledness relation, the witness for one update may be $R_1 \leq \text{NState}$, while the witness for the very next update may be a different $R_2 \leq \text{NState}$, without respecting the concrete monotonicity constraint that the second guard must hold on a super-set of messages already used (i.e., $R_2 \supseteq R_1$). Consequently, the abstraction may suggest that two updates can be carried out consecutively, even though no message-delivery schedule in the concrete system can realize them. Condition 3 in Def. 1 is imposed to exclude this phenomenon: once a process takes a type-0 rule, increasing the message counts used to justify its guard cannot disable any rule that may be taken later in the same round. Under this condition, the abstract witnesses for future updates can always be arranged consistently with a concrete receive schedule. Thus, with Receive transitions as stutter steps, we establish a refinement [32, § 3.1] between the RMA semantics to the concrete semantics, proving that RMA is complete for HSC properties.

► **Proposition 4** (Soundness and Completeness of RMA). *For every template \mathcal{T} and parameter valuation ν : $\text{Traces}(\text{RDTS}(\mathcal{T}, \nu)) = \text{Traces}(\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu))$.*

Step 2. Process-Identity Abstraction (PIA)

The second step exploits the fact that the *hsc*-trace of an execution is insensitive to the identities of the processes performing Update transitions. Consequently, process identities can be dropped, resulting in an abstraction in which the exact states of processes are no longer recorded, only their counts. In the resulting abstract system $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$, the elements of S_ν^{PIA} remain pairs of process and network states, except that the process state is simplified to $\text{PState} : \mathcal{L} \times \mathbb{N} \rightarrow \mathbb{N}$. Here $\text{PState}(\ell, r)$ denote the number of processes in location ℓ of round r . Elements of $\text{Act}_\nu^{\text{PIA}}$ are of the form $\text{Update}(\rho, r)$, again omitting process identities. Since the seminal paper [20], this counting abstraction is classical in the verification of systems composed of identical anonymous processes. The process-identity abstraction induces an action-based bisimulation [2, Def. 7.15] between $\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu)$ and $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$, which entails the following result:

► **Proposition 5** (Soundness and Completeness of PIA). *For every template \mathcal{T} and parameter valuation ν , $\text{Traces}(\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)) = \text{Traces}(\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu))$.*

The system $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ is a counter system with *infinitely many* counters. Indeed, each round $r \in \mathbb{N}$ introduces $|\mathcal{L}| + |\mathcal{M}|$ counters: a location counter $\text{PState}(\ell, r)$ for every $\ell \in \mathcal{L}$ and a message counter $\text{NState}(m, r)$ for every $m \in \mathcal{M}$. To obtain a finite-counter reduction, a natural question is whether all counters must be tracked at all times. Intuitively, counters become redundant once they can no longer influence future updates. To capture this, we define the *relevant window* of a configuration as the interval of round tags whose counters may be nonzero and can affect future updates. Under the PIA semantics, for a configuration cfg , this window spans from the smallest ($r_{\min}(\text{cfg})$) to the largest ($r_{\max}(\text{cfg})$) round occupied by a process in cfg . A uniformly bounded relevant window across all configurations enables a direct reduction to a finite number of counters, as discussed in Step 4. However, due to asynchrony, the *round drift* $r_{\max}(\text{cfg}) - r_{\min}(\text{cfg})$ is unbounded across configurations of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$, preventing such a reduction. To this end, our next step constrains the enabledness of updates to enforce a uniformly bounded relevant window while preserving soundness for HSC properties.

Step 3. Semi-Synchronous Restriction (SSR)

The third step exploits the fact that the hsc-trace of an execution is insensitive to the order of `Update` transitions. Consequently, verification can be restricted to a subset of executions of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ such that every execution has a counterpart within this subset that executes the same multiset of `Update` actions. To achieve this, we impose a *semi-synchronous restriction* (SSR), which permits an action $a = \text{Update}(\rho, r)$ from a configuration cfg only if its target round $\text{tgt}(a) = r + \rho.\text{type}$ is at least $r_{\max}(\text{cfg})$, i.e., the highest round currently occupied by a process in cfg , also called the *frontier round* of cfg . The SSR therefore restricts executions by forbidding transitions that would move a process below the frontier round. As a result, since round jumps are bounded by b , the set of relevant counters in a configuration cfg is confined to the interval $\llbracket r_{\max}(\text{cfg}) - b, r_{\max}(\text{cfg}) \rrbracket$, which has a uniform size of $b+1$ across all configurations. To establish the soundness of SSR for HSC properties, we use commutativity arguments similar to the one used in [13].

An execution $\pi = \text{cfg}_1 a_1 \text{cfg}_2 a_2 \cdots$ of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ is called *semi-synchronous* iff its target sequence $\text{tgt}(a_1)\text{tgt}(a_2)\dots$ is nondecreasing. This notion precisely characterizes the executions of $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$. The equivalence follows from the observation that, for every transition $(\text{cfg}, a, \text{cfg}') \in Tr_{\nu}^{\text{PIA}}$, the frontier round evolves as $r_{\max}(\text{cfg}') = \max(r_{\max}(\text{cfg}), \text{tgt}(a))$.

► **Lemma 6.** *In $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$, for every execution π there exists a semi-synchronous execution π' that starts from the same initial configuration as π and contains the same multiset of update actions.*

The proof proceeds by transforming any execution π into a semi-synchronous execution through adjacent swaps of out-of-order update actions, thereby eliminating inversions in the target-round sequence. Each swap is justified by the *commutativity property*: two consecutive updates commute whenever the source round of the later differs from the target round of the earlier. To ensure convergence, swaps are performed in a disciplined manner that gives a monotone sequence of prefixes converging to a well-defined limiting execution, which is semi-synchronous.

The same commutativity property gives a stronger result that further reduces non-determinism in semi-synchronous executions, which we exploit in the experiments reported in § 4. For every execution, there exists a semi-synchronous execution (with the same initial configuration and the same multiset of update actions) with the additional property that we call *strong*: for each round r , all *jump updates* targeting r (whose source round is smaller than r) happen before all *local updates* targeting r (whose source round equals r). Moreover, all jump updates are executed as a multiset in a fixed order which can alternatively be viewed as occurring synchronously in a single step.

► **Proposition 7** (Soundness and Completeness of SSR). *For every template \mathcal{T} and parameter valuation ν , $\text{Traces}(\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)) = \text{Traces}(\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu))$.*

Step 4. Bounded-Window Abstraction (BWA)

The fourth abstraction step exploits the observation that configurations need not maintain counters that can no longer influence future updates. Since in $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$ the size of the relevant window is bounded by $b+1$ across all configurations, the BWA forgets counters outside this window and encodes the relevant portion as a sliding window of width $b+1$. In the resulting abstract system $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$, each configuration in S_{ν}^{BWA} is a triple consisting of a frontier round $r_{\max} \in \mathbb{N}$, a process state $\text{PState} : \mathcal{L} \times \llbracket 0, b \rrbracket \rightarrow \mathbb{N}$ and a network state $\text{NState} : \mathcal{M} \times \llbracket 0, b \rrbracket \rightarrow \mathbb{N}$. The process and network states record counters only for

rounds ranging from the current frontier round down to b rounds below. The BWA induces an *action-based bisimulation* [2, Def. 7.15] between $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$ and $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$, establishing the following result:

► **Proposition 8** (Soundness and Completeness of BWA). *For every template \mathcal{T} and parameter valuation ν , $\text{Traces}(\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)) = \text{Traces}(\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu))$.*

The system $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$ is a finite-counter system. Indeed, it maintains a single frontier-round counter r_{\max} , and for each depth $d \in \llbracket 0, b \rrbracket$, there are $|\mathcal{L}| + |\mathcal{M}|$ counters: a location counter $\text{PState}(\ell, d)$ for every $\ell \in \mathcal{L}$ and a message counter $\text{NState}(m, d)$ for every $m \in \mathcal{M}$. Moreover, $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$ can be viewed as a *one-counter system* with a *nondecreasing* counter. This is because the total number of processes $\nu(n)$ is bounded, and each process can send only a bounded number of messages ($\nu(n) \times |\mathcal{L}|$) per round. Consequently, all location and message counters are bounded, and the only unbounded counter is r_{\max} , which increases monotonically. Thus, from Prop. 4, 5, 7, and 8, we have:


► **Theorem 9.** *For every template \mathcal{T} , parameter valuation ν , and HSC property \mathcal{P} , the system $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$ is a one-counter system with a nondecreasing counter r_{\max} , and $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu) \models \mathcal{P}$ iff $\text{RDTS}(\mathcal{T}, \nu) \models \mathcal{P}$.*

We define the parameterized BWA semantics, denoted $\text{PRDTS}^{\text{BWA}}(\mathcal{T})$, as the disjoint union of all fixed-instance systems $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$ over admissible parameter valuations ν . Since the set of counter variables in $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$ is independent of ν , the states of $\text{PRDTS}^{\text{BWA}}(\mathcal{T})$ can be represented using finitely many counters: the frontier-round counter; the location and message counters inherited from $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$; and an additional set of $|\mathcal{P}|$ counters encoding the parameter valuation ν . Note, however, that the location and message counters in parameterized states need not be bounded, since the parameter $\nu(n)$ itself may range over unbounded values. Recall from § 2.2.1 that the parameterized semantics satisfies an HSC property iff all its admissible fixed-instance semantics do. Hence, from Thm. 9, we have:

► **Theorem 10.** *For every template \mathcal{T} and HSC property \mathcal{P} , the system $\text{PRDTS}^{\text{BWA}}(\mathcal{T})$ is a finite-counter system, and $\text{PRDTS}^{\text{BWA}}(\mathcal{T}) \models \mathcal{P}$ iff $\text{PRDTS}(\mathcal{T}) \models \mathcal{P}$.*

3.2 Further Reductions for HSCL Formulas

We now present a further reduction pipeline for HSCL formulas, shown in Fig. 5.



► **Figure 5** Further reduction pipeline for fixed-instance and parameterized verification of HSCL formulas. All steps are sound and complete. BWA stands for bounded-window abstraction, HRE for history-record extension, and RIA for round-identity abstraction. In the fixed-instance (resp. parameterized) setting, the target semantics RIA is a finite-state (resp. finite-counter) system.

Step 5. History-Record Extension (HRE)

The fifth step evaluates HSCL formulas from the state point of view by extending each BWA configuration with a “history record” that retains exactly those fragments of the execution history that are relevant to HSCL. Given an HSCL formula φ over locations \mathcal{X} and parameters

\mathcal{Y} , we construct an extended system $\text{RDTS}^{\text{HRE}}(\mathcal{T}, \nu, \varphi)$ by augmenting every state in S_ν^{BWA} with two counters for each $\ell \in \mathcal{X}$: a cumulative counter $\text{cumul}(\ell)$, recording the number of visits to ℓ across all rounds; and a local counter $\text{local}(\ell)$, recording the number of visits to ℓ in the current frontier round. Only the frontier round requires a dedicated local counter, since under BWA no update targets a round strictly below the frontier round. Thus, once a round is left behind, its local counts of process visits become fixed.

Observe that local counters are bounded by the total number of processes. In contrast, cumulative counters may grow unboundedly. However, for a fixed parameter valuation ν and formula φ , each cumulative counter can be capped at one more than the largest threshold appearing in the cumulative atoms of φ . Counts beyond this bound are irrelevant to satisfaction of HSCL formulas and can therefore be safely truncated. As a result, the system $\text{RDTS}^{\text{HRE}}(\mathcal{T}, \nu, \varphi)$ remains a single-counter system with a nondecreasing counter r_{\max} .

Next, we give a recursive procedure to translate the HSCL formula φ into an LTL formula $\text{LTL}(\varphi)$. We use a variant of the standard LTL syntax in which the only temporal operator is "globally", written \mathbf{G} , and atomic propositions are linear-arithmetic formulas over the counter variables; see App. A.3 for the formal syntax and semantics in our setting. For universal round local atoms $\forall_r. \alpha_r$ where $\alpha_r = \sum_{\ell \in \mathcal{X}} c_\ell \cdot \kappa(\ell, r) \leq t$, define the translation $\text{LTL}(\forall_r. \alpha_r) = \mathbf{G}(\sum_{\ell \in \mathcal{X}} c_\ell \cdot \text{local}(\ell) \leq t)$. For cumulative atoms $\beta = \sum_{\ell \in \mathcal{X}} c_\ell \cdot \sum_r \kappa(\ell, r) \leq t$, define the translation $\text{LTL}(\beta) = \mathbf{G}(\sum_{\ell \in \mathcal{X}} c_\ell \cdot \text{cumul}(\ell) \leq t)$. The Boolean cases are handled compositionally: $\text{LTL}(\neg\varphi) = \neg\text{LTL}(\varphi)$ and $\text{LTL}(\varphi \wedge \varphi') = \text{LTL}(\varphi) \wedge \text{LTL}(\varphi')$. Fig. 3 provides LTL translations for core HSCL formulas.

► **Proposition 11** (Soundness and Completeness of HRE). *For every HSCL formula φ , $\text{RDTS}^{\text{HRE}}(\mathcal{T}, \nu, \varphi) \models \text{LTL}(\varphi)$ iff $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu) \models \varphi$.*

Step 6. Round-Identity Abstraction (RIA)

The sixth and final step exploits the fact that the properties expressible in HSCL are insensitive to the round identifiers. Consequently, the frontier-round counter r_{\max} can be dropped from HRE configurations. The resulting abstract system $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi)$ induces a *state-based bisimulation* [2, Def. 7.7] with respect to $\text{RDTS}^{\text{HRE}}(\mathcal{T}, \nu, \varphi)$, giving:

► **Proposition 12** (Soundness and Completeness of RIA). *For every HSCL formula φ , $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi) \models \text{LTL}(\varphi)$ iff $\text{RDTS}^{\text{HRE}}(\mathcal{T}, \nu, \varphi) \models \text{LTL}(\varphi)$.*

Note that the system $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi)$ is a finite-counter system, all of whose counters are bounded by a finite value determined by the parameter valuation ν , and is therefore a finite-state system. By Thm. 9 and Prop. 11 and 12, we have:

► **Theorem 13.** *For every template \mathcal{T} , parameter valuation ν , and an HSCL formula φ , the system $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi)$ is a finite-state system, and $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi) \models \text{LTL}(\varphi)$ iff $\text{RDTS}(\mathcal{T}, \nu) \models \varphi$.*

The parameterized RIA semantics, denoted $\text{PRDTS}^{\text{RIA}}(\mathcal{T}, \varphi)$, is defined as the disjoint union of all fixed-instance systems $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi)$ over all admissible parameter valuations ν . Since the set of counters in $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi)$ does not depend on ν , each state of $\text{PRDTS}^{\text{RIA}}(\mathcal{T}, \varphi)$ can be represented with finitely many counters: those of $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi)$ together with an additional $|\mathcal{P}|$ counters encoding the parameter valuation ν . Hence, $\text{PRDTS}^{\text{RIA}}(\mathcal{T}, \varphi)$ is a finite-counter system. The atoms of the LTL formula $\text{LTL}(\varphi)$ are interpreted over these parameter counters and over the local/cumulative visit counters of $\text{PRDTS}^{\text{RIA}}(\mathcal{T}, \varphi)$. By the definition of the disjoint union, $\text{PRDTS}^{\text{RIA}}(\mathcal{T}, \varphi) \models \text{LTL}(\varphi)$ iff, for all $\nu \models \text{rc}$, $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi) \models \text{LTL}(\varphi)$. Therefore, by Thm. 13, we obtain:

■ **Table 2** Case-study results with the IC3 engine of nuXmv. Columns b , $|\mathcal{L}|$, $|\text{Rules}|$, and rc give the jump bound, number of locations, number of rules, and resilience condition of the process template. For each property in Fig. 3, the rest of columns report verification time in seconds, with the maximal IC3 depth in parentheses. For **T**, the entry reports the time and depth to find a counterexample.

Protocol	b	$ \mathcal{L} $	$ \text{Rules} $	rc	A	V	RT	T	LU
Ben-Or (Crash)	1	9	26	$n > 2t$	1.4s (13)	0.4s (9)	3.1s (8)	0.5s (3)	–
Ben-Or (Byzantine)	1	10	27	$n > 5t$	7.0s (11)	1.2s (7)	4.3s (7)	0.6s (3)	–
Bracha (Byzantine)	1	12	31	$n > 3t$	14.0s (14)	1.8s (8)	6.5s (11)	0.7s (3)	–
Raft leader election	2	11	25	$n > 2t$	–	–	–	–	1.8s (8)

► **Theorem 14.** *For every template \mathcal{T} and HSCL formula φ , the system $\text{PRDTS}^{\text{RIA}}(\mathcal{T}, \varphi)$ is a finite-counter system, and $\text{PRDTS}^{\text{RIA}}(\mathcal{T}, \varphi) \models \text{LTL}(\varphi)$ iff $\text{PRDTS}(\mathcal{T}) \models \varphi$.*

The above six transformation steps establish the correctness of our reduction. App. D gives a direct construction of the reduced finite-state and finite-counter system, $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi)$ and $\text{PRDTS}^{\text{RIA}}(\mathcal{T}, \varphi)$, from the input template \mathcal{T} and formula φ .

4 Case Studies

We evaluate the practical usefulness of our reduction on four case studies: (i) Ben-Or’s consensus with crash faults [4, Algo A], (ii) Ben-Or’s consensus with Byzantine faults [4, Algo B], (iii) Bracha’s consensus with Byzantine faults [9, Fig. 4], and (iv) Raft’s leader-election [35, Sec. 5.2]. The anonymous repository [1] provides source files and instructions to reproduce all experiments. For each case study, the repository includes an `.smv` file whose initial commented block specifies the corresponding process template, followed by the RIA semantics used as input to nuXmv. The models abstract randomization by nondeterminism; as a result, termination is no longer guaranteed, although the remaining properties are unaffected. Byzantine faults are modeled explicitly using dedicated fault locations, from which faulty processes may nondeterministically broadcast messages of arbitrary types. The model checker nuXmv is called via its IC3 engine (`check_ltlspec_ic3`) to check whether the translated LTL specifications hold on the RIA semantics. Table 2 reports, for each case study and property, the verification time and the maximal IC3 depth. Across all experiments, IC3 reaches shallow depths and terminates in under 15 seconds. To stress-test our reduction, we introduced intentional faults into the algorithm models by weakening the resilience condition or altering key guard predicates. As expected, for these faulty variants nuXmv produced counterexamples within seconds.

5 Conclusion

Asynchronous round-based distributed algorithms underpin many modern distributed systems, including many consensus algorithms at the core of blockchain technologies [44]. Our reduction offers a formal step toward their verification via mature symbolic model checkers and suggests a number of challenging extensions.

First, an important direction is to extend our reduction to incorporate probabilistic behavior and so allow verification of almost-sure termination. While existing probabilistic model checkers [29, 15] can efficiently verify almost-sure reachability conditions on *finite* MDPs, obtaining such a model is far from immediate, even for a fixed parameter valuation. The main challenge arises in the SSR step as a probabilistic semantics requires to reorder not only a trace, but the whole execution tree.

Second, a compelling challenge is to extend our reduction to handle algorithms whose number of locations within a round grows with the round index, as is the case for variants of Paxos [30, 31] and DAG-based consensus [3, 22, 23, 19, 18] (where the number of locations also grows with the number of processes). Interestingly, the reduction we presented in this paper does not assume that the set of locations within each round is finite; however, the reduced system would then have infinitely many counters.

References

- 1 Anonymous. Case study repository, 2025. URL: <https://github.com/AnonPaperX/Parameterized-Verification-of-Round-Based-Distributed-Algorithms>.
- 2 Christel Baier and Joost-Pieter Katoen. *Principles of Model Checking*. The MIT Press, 2008.
- 3 Leemon Baird and Atul Luykx. The hashgraph protocol: Efficient asynchronous BFT for high-throughput distributed ledgers. In *Proceedings of the 2020 International Conference on Omni-layer Intelligent Systems (COINS 2020)*, pages 1–7. IEEE, 2020. doi:10.1109/COINS49042.2020.9191430.
- 4 Michael Ben-Or. Another advantage of free choice (extended abstract): Completely asynchronous agreement protocols. In *Proceedings of the 2nd Annual ACM Symposium on Principles of Distributed Computing (PODC 1983)*, pages 27–30. Association for Computing Machinery, 1983. doi:10.1145/800221.806707.
- 5 Nathalie Bertrand, Pranav Ghorpade, Sasha Rubin, Bernhard Scholz, and Pavle Subotić. Reusable formal verification of dag-based consensus protocols. In *Proceedings of the 17th International Symposium on NASA Formal Methods (NFM 2025)*, pages 138–158. Springer-Verlag, 2025. doi:10.1007/978-3-031-93706-4_9.
- 6 Nathalie Bertrand, Igor Konnov, Marijana Lazić, and Josef Widder. Verification of Randomized Consensus Algorithms Under Round-Rigid Adversaries. In *Proceedings of the 30th International Conference on Concurrency Theory (CONCUR 2019)*, volume 140 of *Leibniz International Proceedings in Informatics (LIPIcs)*, pages 33:1–33:15. Schloss Dagstuhl – Leibniz-Zentrum für Informatik, 2019. doi:10.4230/LIPIcs.CONCUR.2019.33.
- 7 Nathalie Bertrand, Bastien Thomas, and Josef Widder. Guard Automata for the Verification of Safety and Liveness of Distributed Algorithms. In *Proceeding of the 32nd International Conference on Concurrency Theory (CONCUR 2021)*, volume 203 of *Leibniz International Proceedings in Informatics (LIPIcs)*, pages 15:1–15:17. Schloss Dagstuhl – Leibniz-Zentrum für Informatik, 2021. doi:10.4230/LIPIcs.CONCUR.2021.15.
- 8 Roderick Bloem, Swen Jacobs, Ayrat Khalimov, Igor Konnov, Sasha Rubin, Helmut Veith, and Josef Widder. *Decidability of Parameterized Verification*. Synthesis Lectures on Distributed Computing Theory. Morgan & Claypool Publishers, 2015. doi:10.2200/S00658ED1V01Y201508DCT013.
- 9 Gabriel Bracha. Asynchronous Byzantine agreement protocols. *Information and Computation*, 75(2):130–143, 1987. doi:10.1016/0890-5401(87)90054-X.
- 10 Roberto Cavada, Alessandro Cimatti, Michele Dorigatti, Alberto Griggio, Alessandro Mariotti, Andrea Micheli, Sergio Mover, Marco Roveri, and Stefano Tonetta. The nuXmv symbolic model checker. In *Proceedings of the 26th International Conference on Computer Aided Verification (CAV 2014)*, pages 334–342. Springer International Publishing, 2014.
- 11 Saksham Chand, Yanhong A. Liu, and Scott D. Stoller. Formal verification of multi-paxos for distributed consensus. In *Proceedings of the 21st International Symposium on Formal Methods (FM 2016)*, volume 9995 of *Lecture Notes in Computer Science*, pages 119–136, 2016. doi:10.1007/978-3-319-48989-6_8.
- 12 Tushar Deepak Chandra and Sam Toueg. Unreliable failure detectors for reliable distributed systems. *J. ACM*, 43(2):225–267, March 1996. doi:10.1145/226643.226647.
- 13 Mouna Chaouch-Saad, Bernadette Charron-Bost, and Stephan Merz. A reduction theorem for the verification of round-based distributed algorithms. In *Proceedings of the 3rd International*

- Workshop on Reachability Problems (RP 2009)*, pages 93–106. Springer Berlin Heidelberg, 2009. doi:10.1007/978-3-642-04420-5_10.
- 14 Bernadette Charron-Bost and André Schiper. The heard-of model: computing in distributed systems with benign faults. *Distributed Computing*, 22(1):49–71, 04 2009. doi:10.1007/s00446-009-0084-6.
 - 15 Christian Dehnert, Sebastian Junges, Joost-Pieter Katoen, and Matthias Volk. A storm is coming: A modern probabilistic model checker, 2017. URL: <https://arxiv.org/abs/1702.04311>, arXiv:1702.04311.
 - 16 Giorgio Delzanno, Michele Tatarek, and Riccardo Traverso. Model checking paxos in spin. In *Proceedings 5th International Symposium on Games, Automata, Logics and Formal Verification (GandALF 2014)*, volume 161 of *EPTCS*, pages 131–146, 2014. doi:10.4204/EPTCS.161.13.
 - 17 Stéphane Demri, Alain Finkel, Valentin Goranko, and Govert van Drimmlen. Model-checking ctl* over flat presburger counter systems. *J. Appl. Non Class. Logics*, 20(4):313–344, 2010. URL: <https://doi.org/10.3166/jancl.20.313-344>, doi:10.3166/JANCL.20.313-344.
 - 18 Fantom Foundation. Lachesis aBFT, 2024. URL: <https://docs.fantom.foundation/technology/lachesis-abft>.
 - 19 Adam Gagol, Damian Lesniak, Damian Straszak, and Michal Swietek. Aleph: Efficient atomic broadcast in asynchronous networks with Byzantine nodes. In *Proceedings of the 1st ACM Conference on Advances in Financial Technologies (AFT 2019)*, pages 214–228. ACM, 2019. doi:10.1145/3318041.3355467.
 - 20 Steven M. German and A. Prasad Sistla. Reasoning about systems with many processes. *Journal of the ACM*, 39(3):675–735, 1992. doi:10.1145/146637.146681.
 - 21 Aman Goel and Karem Sakallah. On symmetry and quantification: A new approach to verify distributed protocols. In *Proceedings of the 13th International Symposium on NASA Formal Methods (NFM 2021)*, page 131–150, Berlin, Heidelberg, 2021. Springer-Verlag. doi:10.1007/978-3-030-76384-8_9.
 - 22 Idit Keidar, Eleftherios Kokoris-Kogias, Oded Naor, and Alexander Spiegelman. All you need is DAG. In *Proceedings of 40th ACM Symposium on Principles of Distributed Computing (PODC 2021)*, pages 165–175. ACM, 2021. doi:10.1145/3465084.3467905.
 - 23 Idit Keidar, Oded Naor, Ouri Poupko, and Ehud Shapiro. Cordial miners: Fast and efficient consensus for every eventuality. In *Proceedings of the 37th International Symposium on Distributed Computing, (DISC 2023)*, volume 281 of *LIPICs*, pages 26:1–26:22. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 2023. doi:10.4230/LIPICs.DISC.2023.26.
 - 24 Jason R. Koenig, Oded Padon, Sharon Shoham, and Alex Aiken. Inferring invariants with quantifier alternations: Taming the search space explosion. In *TACAS (1)*, volume 13243 of *Lecture Notes in Computer Science*, pages 338–356. Springer, 2022.
 - 25 Igor Konnov, Marijana Lazic, Iliana Stoilkovska, and Josef Widder. Survey on parameterized verification with threshold automata and the Byzantine model checker. *Logical Methods in Computer Science*, 19(1), 2023. doi:10.46298/LMCS-19(1:5)2023.
 - 26 Igor Konnov, Marijana Lazić, Helmut Veith, and Josef Widder. A short counterexample property for safety and liveness verification of fault-tolerant distributed algorithms. In *Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages (POPL 2017)*, page 719–734. Association for Computing Machinery, 2017. doi:10.1145/3009837.3009860.
 - 27 Igor Konnov, Helmut Veith, and Josef Widder. SMT and POR beat counter abstraction: Parameterized model checking of threshold-based distributed algorithms. In *CAV (1)*, volume 9206 of *Lecture Notes in Computer Science*, pages 85–102. Springer, 2015.
 - 28 Igor Konnov, Josef Widder, Francesco Spegni, and Luca Spalazzi. Accuracy of message counting abstraction in fault-tolerant distributed algorithms. In *Proceedings of the 18th International Conference on Verification, Model Checking, and Abstract Interpretation (VMCAI 2017)*, pages 347–366. Springer International Publishing, 2017.

- 29 M. Kwiatkowska, G. Norman, and D. Parker. PRISM 4.0: Verification of probabilistic real-time systems. In *Proceedings of the 23rd International Conference on Computer Aided Verification (CAV 2011)*, volume 6806 of *LNCS*, pages 585–591. Springer, 2011.
- 30 Leslie Lamport. The part-time parliament. *ACM Transactions on Computer Systems*, 16(2):133–169, 1998. doi:10.1145/279227.279229.
- 31 Leslie Lamport. Fast Paxos. *Distributed Computing*, 19(2):79–103, 2006. doi:10.1007/s00446-006-0005-x.
- 32 Nancy Lynch and Frits Vaandrager. Forward and backward simulations i.: untimed systems. *Information and Computation*, 121(2):214–233, 1995. doi:10.1006/inco.1995.1134.
- 33 Zohar Manna and Amir Pnueli. A hierarchy of temporal properties. In *PODC*, pages 377–410. ACM, 1990.
- 34 Tatsuya Noguchi, Tatsuhiro Tsuchiya, and Tohru Kikuno. Safety verification of asynchronous consensus algorithms with model checking. In *IEEE 18th Pacific Rim International Symposium on Dependable Computing (PRDC 2012)*, pages 80–88. IEEE Computer Society, 2012. doi:10.1109/PRDC.2012.24.
- 35 Diego Ongaro and John Ousterhout. In search of an understandable consensus algorithm. In *Proceedings of the 2014 USENIX Annual Technical Conference*, pages 305–320, 2014.
- 36 Oded Padon, Kenneth L. McMillan, Aurojit Panda, Shmuel Sagiv, and Sharon Shoham. Ivy: safety verification by interactive generalization. *Proceedings of the 37th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2016)*, 2016. URL: <https://api.semanticscholar.org/CorpusID:17141487>.
- 37 William Schultz, Edward Ashton, Heidi Howard, and Stavros Tripakis. Scalable, interpretable distributed protocol verification by inductive proof slicing. *CoRR*, abs/2404.18048, 2024. URL: <https://doi.org/10.48550/arXiv.2404.18048>, arXiv:2404.18048, doi:10.48550/ARXIV.2404.18048.
- 38 Yee Jiun Song and Robbert van Renesse. Bosco: One-Step Byzantine Asynchronous Consensus. In Gadi Taubenfeld, editor, *Distributed Computing*, pages 438–450, Berlin, Heidelberg, 2008. Springer Berlin Heidelberg.
- 39 T. K. Srikanth and Sam Toueg. Simulating authenticated broadcasts to derive simple fault-tolerant algorithms. *Distributed Comput.*, 2(2):80–94, 1987. doi:10.1007/BF01667080.
- 40 Iliana Stoilkovska, Igor Konnov, Josef Widder, and Florian Zuleger. Verifying safety of synchronous fault-tolerant algorithms by bounded model checking. In Tomás Vojnar and Lijun Zhang, editors, *Proceedings of the 25th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS 2019)*, Lecture Notes in Computer Science, pages 357–374. Springer, 2019. doi:10.1007/978-3-030-17465-1_20.
- 41 Iliana Stoilkovska, Igor Konnov, Josef Widder, and Florian Zuleger. Eliminating message counters in threshold automata. In *Proceedings of the 18th International Symposium on Automated Technology for Verification and Analysis (ATVA 2020)*, pages 196–212. Springer-Verlag, 2020. doi:10.1007/978-3-030-59152-6_11.
- 42 Bastien Thomas and Ocan Sankur. PyLTA: A verification tool for parameterized distributed algorithms. In *Proceedings of the 29th International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS 2023)*, pages 28–35. Springer Nature Switzerland, 2023.
- 43 Doug Woos, James R. Wilcox, Steve Anton, Zachary Tatlock, Michael D. Ernst, and Thomas Anderson. Planning for change in a formal verification of the Raft consensus protocol. In *Proceedings of the 5th ACM SIGPLAN Conference on Certified Programs and Proofs (CPP 2016)*, pages 154–165. ACM, 2016. doi:10.1145/2854065.2854081.
- 44 Yang Xiao, Ning Zhang, Wenjing Lou, and Y. Thomas Hou. A survey of distributed consensus protocols for blockchain networks. *IEEE Communications Surveys & Tutorials*, 22(2):1432–1465, 2020. doi:10.1109/COMST.2020.2969706.

- 45 Jianan Yao, Runzhou Tao, Ronghui Gu, Jason Nieh, Suman Jana, and Gabriel Ryan. DistAI: Data-Driven automated invariant learning for distributed protocols. In *15th USENIX Symposium on Operating Systems Design and Implementation (OSDI 21)*, pages 405–421. USENIX Association, July 2021. URL: <https://www.usenix.org/conference/osdi21/presentation/yao>.

A Details on Section 2

A.1 Fixed-instance semantics

Let $\mathcal{T} = \langle P, rc, \mathcal{L}, \mathcal{I}, \mathcal{M}, \text{Bcast}, \text{Rules} \rangle$ be a template and $\nu : P \rightarrow \mathbb{N}$ a *parameter valuation* such that $\nu \models rc$. In the system consisting of $\nu(n)$ identical processes, each process execute the behavior specified by $\langle \mathcal{L}, \mathcal{I}, \mathcal{M}, \text{Bcast}, \text{Rules} \rangle$.

The *fixed-instance semantics* of the template \mathcal{T} for a parameter valuation ν , denoted $\text{RDTS}(\mathcal{T}, \nu)$, is an action-labeled transition system:

$$\text{RDTS}(\mathcal{T}, \nu) = \langle S_\nu, I_\nu, \text{Act}_\nu, \text{Tr}_\nu \rangle,$$

where S_ν denotes the set of *configurations*, $I_\nu \subseteq S_\nu$ the set of *initial configurations*, Act_ν the *action set*, and $\text{Tr}_\nu \subseteq S_\nu \times \text{Act}_\nu \times S_\nu$ the *transition relation*.

Configurations. A *configuration* is a pair $\text{cfg} = \langle \text{PState}, \text{NState} \rangle$ consisting of a process state and a network state. The process state is a function $\text{PState} : \llbracket 1, \nu(n) \rrbracket \rightarrow \langle \text{loc} : \mathcal{L}, \text{rd} : \mathbb{N}, \text{rcvMsg} : \mathcal{M} \times \mathbb{N} \rightarrow \mathbb{N} \rangle$ that assigns to each process a location in \mathcal{L} , a round number in \mathbb{N} , and a multiset of received messages without sender identities. Specifically, $\text{rcvMsg}(m, r)$ records how many times a message of type $m \in \mathcal{M}$ was received with round tag r . This representation abstracts away sender identities and retains only message counts — a standard abstraction known to preserve the temporal properties typically verified for fault-tolerant distributed algorithms [28]. The reason is that correctness properties typically depend on the control locations occupied by processes, rather than on the specific messages they send or receive. Moreover, the guards that determine these locations are threshold-based and independent of process identifiers.

The network state $\text{NState} : \mathcal{M} \times \mathbb{N} \rightarrow \mathbb{N}$ records how many messages of each type and round tag were broadcast, irrespective of the sender’s identity. The acyclicity assumption in Definition 1 ensures that no process visits the same location more than once per round. Consequently, each process broadcasts at most $|\mathcal{L}|$ messages in a round, and the range of NState is therefore bounded above by $\nu(n) \times |\mathcal{L}|$. Moreover, if all processes are in a round with number less than r (formally, $\forall i : \text{PState}(i).\text{rd} < r$), then $\text{NState}(\cdot, r)$ must be the zero function $\mathbf{0}$, mapping every argument to 0. Finally, in every configuration, the number of received messages is *pointwise bounded* by the number of broadcast messages:

$$\forall i, \forall (m, r) \in \mathcal{M} \times \mathbb{N} : \text{PState}(i).\text{rcvMsg}(m, r) \leq \text{NState}(m, r). \quad (1)$$

A configuration $\langle \text{PState}, \text{NState} \rangle$ is *initial* if every process is in an initial location at round 0 with an empty set of received messages, and the network contains no broadcasts. Formally: for all $i \in \llbracket 1, \nu(n) \rrbracket$, $\text{PState}(i).\text{loc} \in \mathcal{I}$, $\text{PState}(i).\text{rd} = 0$, and $\text{PState}(i).\text{rcvMsg} = \mathbf{0}$; and $\text{NState} = \mathbf{0}$.

Actions and Transitions. A process $i \in \llbracket 1, \nu(n) \rrbracket$ can perform two types of actions: (i) $\text{Recv}(i, \langle m, r \rangle)$, which represents the reception of a message of type m tagged with round r ; (ii) $\text{Update}(i, \rho, r)$, which represents updating its location by applying rule $\rho \in \text{Rules}$ at round $r \in \mathbb{N}$. These form the action set Act_ν , in which each action represents a step executed by

a single process. The transition relation Tr_ν consists of all triples $(\text{cfg}, a, \text{cfg}')$ such that $a \in \text{Act}_\nu$ is *enabled* in the configuration $\text{cfg} \in S_\nu$ (denoted $\text{enabled}(\text{cfg}, a)$), and executing a at cfg yields cfg' (denoted $\text{effect}(\text{cfg}, a) = \text{cfg}'$). We now formally define *enabled* and *effect* for *receive* and *update* actions.

Receive. In a configuration $\text{cfg} = \langle \text{PState}, \text{NState} \rangle$, the action $\text{Recv}(i, \langle m, r \rangle)$ is enabled when process i has not yet received all broadcasts of type m tagged with round r . Formally,

$$\text{enabled}(\text{cfg}, \text{Recv}(i, \langle m, r \rangle)) := \text{PState}(i).\text{rcvMsg}(m, r) < \text{NState}(m, r).$$

Executing $\text{Recv}(i, \langle m, r \rangle)$ delivers one message of type m tagged with round r to process i and leaves all other components unchanged. Formally,

$\text{effect}(\text{cfg}, \text{Recv}(i, \langle m, r \rangle)) := \langle \text{PState}', \text{NState}' \rangle$, where:

- For every process $j \neq i$, the state remains unchanged: $\text{PState}'(j) = \text{PState}(j)$.
- Location and round component of process i state remain unchanged:
 $\text{PState}'(i).\text{loc} = \text{PState}(i).\text{loc}$ and $\text{PState}'(i).\text{rd} = \text{PState}(i).\text{rd}$.
- The receive component of process i state is incremented at $\langle m, r \rangle$:
 $\text{PState}'(i).\text{rcvMsg}(m, r) = \text{PState}(i).\text{rcvMsg}(m, r) + 1$ and for all
 $\langle m', r' \rangle \neq \langle m, r \rangle$, $\text{PState}'(i).\text{rcvMsg}(m', r') = \text{PState}(i).\text{rcvMsg}(m', r')$.
- The network state remains unchanged: $\text{NState}' = \text{NState}$.

Update. In a configuration $\text{cfg} = \langle \text{PState}, \text{NState} \rangle$, the action $\text{Update}(i, \rho, r)$ is enabled when process i is in location $\rho.\text{frm}$ at round r , and its received messages in round r satisfy the guard $\rho.\text{guard}$. Formally,

$$\begin{aligned} \text{enabled}(\text{cfg}, \text{Update}(i, \rho, r)) := & \text{PState}(i).\text{loc}, \text{rd} = (\rho.\text{frm}, r) \text{ and} \\ & \text{PState}(i).\text{rcvMsg}(_, r) \models \rho.\text{guard}[\text{P} \leftarrow \nu]. \end{aligned}$$

Executing $\text{Update}(i, \rho, r)$ has two effects. First, process i moves from location $\rho.\text{frm}$ to $\rho.\text{to}$ and updates its round counter to $r + \rho.\text{type}$. Second, it broadcasts a message of type $\text{Bcast}(\rho.\text{to})$, tagged with round $r + \rho.\text{type}$. Formally,

$\text{effect}(\text{cfg}, \text{Update}(i, \rho, r)) = \langle \text{PState}', \text{NState}' \rangle$, where:

- For every process $j \neq i$, the state remains unchanged: $\text{PState}'(j) = \text{PState}(j)$.
- The location component of process i is updated to $\rho.\text{to}$:
 $\text{PState}'(i).\text{loc} = \rho.\text{to}$.
- The round component of process i state is incremented by $\rho.\text{type}$:
 $\text{PState}'(i).\text{rd} = r + \rho.\text{type}$
- The receive component of process i remains unchanged:
 $\text{PState}'(i).\text{rcvMsg}(m, r) = \text{PState}(i).\text{rcvMsg}(m, r)$.
- The network state is incremented at $\langle \text{Bcast}(\rho.\text{to}), r + \rho.\text{type} \rangle$:
 $\text{NState}'(m', r') = \text{NState}(m', r') + 1$ if $\langle m', r' \rangle = \langle \text{Bcast}(\rho.\text{to}), r + \rho.\text{type} \rangle$, and $\text{NState}'(m', r') = \text{NState}(m', r')$ otherwise.

An *execution* of $\text{RDTS}(\mathcal{T}, \nu)$ is a finite or infinite alternating sequence $\pi = \text{cfg}_0 a_1 \text{cfg}_1 a_2 \dots$, such that $\text{cfg}_0 \in I_\nu$ is an initial configuration and, for all k , $(\text{cfg}_k, a_{k+1}, \text{cfg}_{k+1}) \in Tr_\nu$. We adopt this definition of executions uniformly for all subsequent semantics and do not restate it.

A.2 Parameterized semantics

The parameterized semantics is a disjoint union of all fixed-instance semantics $\text{RDTS}(\mathcal{T}, \nu)$ for $\nu \models \text{rc}$. Fix a template \mathcal{T} , and let $\text{Val} = \{\nu : \mathbb{P} \rightarrow \mathbb{N} \mid \nu \models \text{rc}\}$ denote the set of all admissible parameter valuations. The parameterized semantics of \mathcal{T} is an action-labeled transition system, called the *parameterized* RDTS (PRDTS), defined as

$$\text{PRDTS}(\mathcal{T}) = \langle S, I, \text{Act}, \text{Tr} \rangle,$$

which is the *disjoint union* of $\text{RDTS}(\mathcal{T}, \nu)$ over all $\nu \in \text{Val}$, i.e.:

$$\begin{aligned} S &= \bigcup_{\nu \in \text{Val}} \{\nu\} \times S_\nu, & I &= \bigcup_{\nu \in \text{Val}} \{\nu\} \times I_\nu, & \text{Act} &= \bigcup_{\nu \in \text{Val}} \{\nu\} \times \text{Act}_\nu, \\ \text{Tr} &= \{(\nu, \text{cfg}) \xrightarrow{(\nu, a)} (\nu, \text{cfg}') \mid \nu \in \text{Val}, (\text{cfg}, a, \text{cfg}') \in \text{Tr}_\nu\}. \end{aligned}$$

For every execution $\pi = (\nu, \text{cfg}_0)(\nu, a_1)(\nu, \text{cfg}_1) \dots$ of $\text{PRDTS}(\mathcal{T})$, let $\pi_{\downarrow \nu} = \text{cfg}_0 a_1 \text{cfg}_1 \dots$. Clearly $\pi_{\downarrow \nu}$ is an execution of $\text{RDTS}(\mathcal{T}, \nu)$. Moreover, for every execution π of $\text{RDTS}(\mathcal{T}, \nu)$, there exists execution π' of $\text{PRDTS}(\mathcal{T})$ such that $\pi = \pi'_{\downarrow \nu}$.

A.3 LTL Model Checking over Finite-Counter Systems

We use a notion of finite-counter system that can be directly represented as a nuXmv model. A *finite-counter system* \mathcal{C} is a tuple $(V, \text{INVAR}, \text{INIT}, \text{TRAN})$, where $V = \{x_1, \dots, x_k\}$ is a finite set of variables (also called counters) ranging over \mathbb{N} , INVAR and INIT are linear-arithmetic formulas over x_1, \dots, x_k , and TRAN is a linear-arithmetic formula over $x_1, \dots, x_k, x'_1, \dots, x'_k$. Here, x'_i denotes the next-state copy of x_i .

A finite-counter system $\mathcal{C} = (V, \text{INVAR}, \text{INIT}, \text{TRAN})$ induces a transition system $\mathcal{S}_{\mathcal{C}} := (Q, Q_0, \rightarrow)$, where Q is the set of valuations $s : V \rightarrow \mathbb{N}$ satisfying INVAR , $Q_0 \subseteq Q$ is the set of valuations satisfying INIT , and $\rightarrow \subseteq Q \times Q$ contains exactly the pairs (s, s') satisfying TRAN , i.e., those for which TRAN is true after substituting each x_i by $s(x_i)$ and each x'_i by $s'(x_i)$. Intuitively, INVAR defines the admissible counter values, INIT defines the admissible initial counter values, and TRAN relates current counter values to their possible next values.

We use a fragment of the syntax of LTL [2], defined according to the following grammar:

$$\varphi ::= \text{true} \mid p \mid \varphi \wedge \varphi \mid \neg \varphi \mid \mathbf{G}\varphi$$

where \mathbf{G} is the "globally" operator (we do not use the "next" or "until" operators), and p varies over the *atomic propositions* which are taken to be the linear-arithmetic formulas over V (rather than abstract symbols). Note that we can interpret atoms in states of the transition system $\mathcal{S}_{\mathcal{C}}$ (this implicitly defines a labeling function mapping each state to the set of linear-arithmetic formulas true in that state, but we will not use this labeling function explicitly).

We inductively define what it means for an infinite sequence $\pi = \pi_0 \pi_1 \dots$, with $\pi_i : V \rightarrow \mathbb{N}$ for all i , to *satisfy* an LTL formula, as usual [2]:

- $\pi \models \text{true}$;
- $\pi \models p$ if the atom p is true under the valuation π_0 ;
- $\pi \models \varphi_1 \wedge \varphi_2$ if $\pi \models \varphi_1$ and $\pi \models \varphi_2$;
- $\pi \models \neg \varphi$ if $\pi \not\models \varphi$;
- $\pi \models \mathbf{G}\varphi$ if for all $j \geq 0$, it holds that $\pi_j \pi_{j+1} \dots \models \varphi$.

A *path* of $\mathcal{S}_{\mathcal{C}}$ is a sequence $\pi = s_0 s_1 s_2 \dots$ such that $s_i \in Q$ for all i , $s_0 \in Q_0$, and $(s_i, s_{i+1}) \in \rightarrow$ for every i . A *maximal* path is either an infinite path or a finite path that ends in a *terminal* state s , i.e., for which there is no state $s' \in Q$ such that $(s, s') \in \rightarrow$. A finite maximal path $s_0 s_1 \dots s_n$ is said to *satisfy* φ iff its infinite stuttering extension $s_0 s_1 \dots s_n s_n s_n \dots$ satisfies φ .

Finally, given a finite-counter system \mathcal{C} and an LTL formula φ , we write $\mathcal{C} \models \varphi$, and say that \mathcal{C} *satisfies* φ , iff every maximal path of the induced transition system $\mathcal{S}_{\mathcal{C}}$ satisfies φ .

A.4 Undecidability of Parameterized HSCL-Verification

We give the detailed construction of $\mathcal{T}_{\mathcal{C}}$ and $\varphi_{\mathcal{C}}$ used in the proof of Theorem 3.

The template $\mathcal{T}_{\mathcal{C}}$ has jump bound $b = 1$ and is defined as follows.

- **Controller locations and messages.** For each control state $s \in S$, there is a location l_s , with no broadcast message. For each command $\text{cmd} = (s, \text{op}, s') \in \Delta$, there is an intermediate location l_{cmd} . If $\text{op} = \text{inc}(c_i)$, then l_{cmd} broadcasts m_{inc, c_i} ; if $\text{op} = \text{dec}(c_i)$, then it broadcasts m_{dec, c_i} ; and if $\text{op} = \text{iszero}(c_i)$, then it broadcasts m_{ack} .
- **Non-controller locations and messages.** There are three main non-controller locations l_{c_1} , l_{c_2} , and l_{res} , which broadcast a corresponding ready messages m_{rdy, c_1} , m_{rdy, c_2} , and $m_{\text{rdy}, \text{res}}$. For each $i \in \{1, 2\}$ and each $x \in \{\text{inc}, \text{dec}\}$, there is an intermediate location l_{x, c_i} , which broadcasts m_{ack} .
- **Initial locations.** The initial locations are $l_{s_{\text{init}}}$ and l_{res} .
- **Type-0 rules.** For each command $\text{cmd} = (s, \text{op}, s') \in \Delta$, the template has a rule $l_s \rightarrow l_{\text{cmd}}$ with guard $m_{\text{rdy}, c_1} + m_{\text{rdy}, c_2} + m_{\text{rdy}, \text{res}} = n - 1$. Additionally, if $\text{op} = \text{iszero}(c_i)$, then the guard is conjugated with $m_{\text{rdy}, c_i} = 0$. For each $i \in \{1, 2\}$, there is a rule $l_{\text{res}} \rightarrow l_{\text{inc}, c_i}$ with guard $m_{\text{inc}, c_i} > 0$, and a rule $l_{c_i} \rightarrow l_{\text{dec}, c_i}$ with guard $m_{\text{dec}, c_i} > 0$.
- **Type-1 rules.** All type-1 rules have guard $m_{\text{ack}} > 0$. For each command $\text{cmd} = (s, \text{op}, s') \in \Delta$, there is a rule $l_{\text{cmd}} \rightarrow l_{s'}$. For each $i \in \{1, 2\}$, there are rules $l_{\text{inc}, c_i} \rightarrow l_{c_i}$, $l_{\text{dec}, c_i} \rightarrow l_{\text{res}}$, $l_{c_i} \rightarrow l_{c_i}$, and $l_{\text{res}} \rightarrow l_{\text{res}}$.

The formula is $\varphi_{\mathcal{C}} := \neg(\varphi_{\text{ctrl}} \wedge \varphi_{\text{step}} \wedge \varphi_{\text{halt}})$, where

$$\varphi_{\text{ctrl}} := \forall r. \sum_{s \in S} \kappa(l_s, r) \leq 1, \quad \varphi_{\text{step}} := \forall r. \sum_{i \in \{1, 2\}} (\kappa(l_{\text{inc}, c_i}, r) + \kappa(l_{\text{dec}, c_i}, r)) \leq 1,$$

and $\varphi_{\text{halt}} := \neg(\forall r. \kappa(l_{s_{\text{halt}}}, r) \leq 0)$. Here, φ_{ctrl} enforces that at most one process visits a controller location in each round, φ_{step} enforces that at most one process performs an increment/decrement move in each round, and φ_{halt} requires that the halting location is eventually visited.

B Details on Section 3

B.1 Receive-message abstraction

The system $\text{RDTs}^{\text{RMA}}(\mathcal{T}, \nu)$ removes the per-process records of received messages and eliminates Receive actions, while deeming $\text{Update}(i, \rho, r)$ enabled iff there exists a receive multiset $R : \mathcal{M} \times \mathbb{N} \rightarrow \mathbb{N}$ such that (i) $0 \leq R \leq \text{NState}$ (pointwise), and (ii) if process i had received exactly R , the same update would be permitted in the concrete semantics. Equivalently, guards are evaluated *existentially* with respect to subset of the NState .

Projection. For a configuration $\text{cfg} = \langle \text{PState}, \text{NState} \rangle$, we define the RMA projection $\alpha_{\text{RMA}}(\text{cfg}) = \langle \text{PState}_{\text{RMA}}, \text{NState}_{\text{RMA}} \rangle$, where

$$\text{PState}_{\text{RMA}} : \llbracket 1, \nu(n) \rrbracket \rightarrow \langle \text{loc} : \mathcal{L}, \text{rd} : \mathbb{N} \rangle$$

is given, for each process i , by

$$\text{PState}_{\text{RMA}}(i) = \langle \text{loc} \mapsto \text{PState}(i).\text{loc}, \text{rd} \mapsto \text{PState}(i).\text{rd} \rangle,$$

and $\text{NState}_{\text{RMA}} = \text{NState}$.

The RMA semantics $\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu) = \langle S_{\nu}^{\text{RMA}}, I_{\nu}^{\text{RMA}}, \text{Act}_{\nu}^{\text{RMA}}, Tr_{\nu}^{\text{RMA}} \rangle$, where $S_{\nu}^{\text{RMA}} = \{\alpha_{\text{RMA}}(\text{cfg}) \mid \text{cfg} \in S_{\nu}\}$, $I_{\nu}^{\text{RMA}} = \{\alpha_{\text{RMA}}(\text{cfg}) \mid \text{cfg} \in I_{\nu}\}$, the actions in $\text{Act}_{\nu}^{\text{RMA}}$ are exactly the $\text{Update}(i, \rho, r)$ actions of the concrete system, and the transition relation Tr_{ν}^{RMA} is determined by the following enabledness and effect conditions. For $\text{cfg}_{\text{RMA}} = \langle \text{PState}_{\text{RMA}}, \text{NState}_{\text{RMA}} \rangle$ and $a = \text{Update}(i, \rho, r)$,

$$\begin{aligned} \text{enabled}_{\text{RMA}}(\text{cfg}_{\text{RMA}}, a) &= \text{PState}_{\text{RMA}}(i).(\text{loc}, \text{rd}) = (\rho.\text{frm}, r) \wedge \\ &\quad \exists R : 0 \leq R \leq \text{NState}_{\text{RMA}} \wedge R(\cdot, r) \models \rho.\text{guard}[\text{P} \leftarrow \nu]. \end{aligned}$$

The abstract effect updates the process's location and round exactly as in the corresponding concrete effect, and modifies $\text{NState}_{\text{RMA}}$ in the same way (see Appendix A.1). For $\pi = \text{cfg}_0 a_1 \text{cfg}_1 a_2 \dots$ an execution of $\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu)$, we define its hsc -trace exactly as in § 2.2.1, i.e.,

$$\text{hsc}(\pi)(\ell, r) = \{ \{ k \mid a_k = \text{Update}(i, \rho, r'), \rho.\text{to} = \ell, r = r' + \rho.\text{type} \} \}.$$

Below we establish a forward simulation between the concrete semantics and the RMA semantics.

► **Lemma 15** (Forward simulation). *For every configuration $\text{cfg} \in S_{\nu}$, if $\text{cfg} \in I_{\nu}$ then $\alpha_{\text{RMA}}(\text{cfg}) \in I_{\nu}^{\text{RMA}}$. Moreover if $(\text{cfg}, a, \text{cfg}') \in Tr_{\nu}$, the following hold:*

1. *If $a = \text{Recv}(i, \langle m, r \rangle)$, then $\alpha_{\text{RMA}}(\text{cfg}) = \alpha_{\text{RMA}}(\text{cfg}')$.*
2. *If $a = \text{Update}(i, \rho, r)$, then $(\alpha_{\text{RMA}}(\text{cfg}), a, \alpha_{\text{RMA}}(\text{cfg}')) \in Tr_{\nu}^{\text{RMA}}$.*

Proof. 1. A receive transition changes only the received messages (rcvMsg) by process i ; α_{RMA} forgets exactly this component thus $\alpha_{\text{RMA}}(\text{cfg}) = \alpha_{\text{RMA}}(\text{cfg}')$.
2. In the $\text{RDTS}(\mathcal{T}, \nu)$, $a = \text{Update}(i, \rho, r)$ enabledness requires at cfg :

$$\text{PState}(i).(\text{loc}, \text{rd}) = (\rho.\text{frm}, r) \text{ and } \text{PState}(i).\text{RecMsg}(\cdot, r) \models \rho.\text{guard}[\text{P} \leftarrow \nu].$$

By equation 1, $\text{PState}(i).\text{RecMsg} \leq \text{NState}$. Since the α_{RMA} projection preserves $\text{PState}(\text{loc}, \text{rd})$ and NState , $R = \text{PState}(i).\text{RecMsg}$ (at cfg) witnesses abstract enabledness. The abstract effect mirrors the concrete one on the components it keeps. Therefore $(\alpha_{\text{RMA}}(\text{cfg}), a, \alpha_{\text{RMA}}(\text{cfg}')) \in Tr_{\nu}^{\text{RMA}}$. ◀

Next, we establish Refinement between the RMA semantics and the concrete semantics using Condition 3 from Def. 1.

► **Lemma 16** (Refinement). *For every template \mathcal{T} , there exists a mapping $\beta_{\text{RMA}} : S_{\nu}^{\text{RMA}} \rightarrow S_{\nu}$ such that:*

1. *For every $\text{cfg}_{\text{RMA}} \in I_{\nu}^{\text{RMA}}$, we have that $\beta_{\text{RMA}}(\text{cfg}_{\text{RMA}}) \in I_{\nu}$.*
2. *For every $(\text{cfg}_{\text{RMA}}, a, \text{cfg}'_{\text{RMA}}) \in Tr_{\nu}^{\text{RMA}}$, there exists a concrete fragment $\text{cfg}_1 \xrightarrow{a_1} \dots \xrightarrow{a_n} \text{cfg}_{n+1}$ with $\beta_{\text{RMA}}(\text{cfg}_{\text{RMA}}) = \text{cfg}_1$, $\beta_{\text{RMA}}(\text{cfg}'_{\text{RMA}}) = \text{cfg}_{n+1}$, where for some $1 \leq j \leq n$: $a_j = a$ and for all $i \neq j$, a_i is Recv action.*

Sketch. For an RMA configuration $\text{cfg}_{\text{RMA}} = \langle \text{PState}_{\text{RMA}}, \text{NState}_{\text{RMA}} \rangle$, define the refinement mapping $\beta_{\text{RMA}}(\text{cfg}_{\text{RMA}}) = \text{cfg} = \langle \text{PState}, \text{NState} \rangle$ with (i) $\text{NState} = \text{NState}_{\text{RMA}}$, (ii) for process i $\text{PState}(i).(\text{loc}, \text{rd}) = \text{PState}_{\text{RMA}}(i).(\text{loc}, \text{rd})$, and (iii) for process i and round r' :

- $\text{PState}(i).\text{rcvMsg}(\cdot, r') = \text{NState}_{\text{RMA}}(\cdot, r')$ if $r' < \text{PState}_{\text{RMA}}(i).\text{rd}$
- $\text{PState}(i).\text{rcvMsg}(\cdot, r') = 0$ if $r' > \text{PState}_{\text{RMA}}(i).\text{rd}$
- $\text{PState}(i).\text{rcvMsg}(m, \text{PState}_{\text{RMA}}(i).\text{rd}) = \text{NState}_{\text{RMA}}(m, \text{PState}(i).\text{rd})$ if $m \in M_i(\text{cfg}_{\text{RMA}})$ and 0 otherwise, where $M_i(\text{cfg}_{\text{RMA}})$ denotes the set of message variables that occur in the guards of type-0 rules leading (via type-0 rules) to $\text{PState}_{\text{RMA}}(i).\text{loc}$.

To see that β_{RMA} satisfies Part 1, note that by Def. 1 no type-0 rule targets initial control locations. Consequently, for every $\text{cfg}_{\text{RMA}} \in I_{\nu}^{\text{RMA}}$, it follows that $M_i(\text{cfg}_{\text{RMA}}) = \emptyset$. The key observation for Part 2 is that if an update $a = \text{Update}(i, \rho, r)$ is enabled in cfg_{RMA} , then by Condition 3 in Def. 1, $\rho.\text{guard}$ is monotone in the variables $M_i(\text{cfg}_{\text{RMA}})$. Hence, assuming all such messages have been received cannot disable the update. For variables outside $M_i(\text{cfg}_{\text{RMA}})$, receive counts are zero and thus an exact number of these can be received to execute a . Finally, after applying a additional messages can be received to reach $\beta_{\text{RMA}}(\text{cfg}'_{\text{RMA}})$, for $(\text{cfg}'_{\text{RMA}}, a, \text{cfg}'_{\text{RMA}}) \in Tr_{\nu}^{\text{RMA}}$. Full details are given in Appendix C.1. ◀

B.1.1 Proof of Proposition 4

Proof. *Soundness.* By Lemma 15, for every execution π of $\text{RDTS}(\mathcal{T}, \nu)$ there exists execution π_{RMA} of $\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu)$ with the *same* sequence of **Update** actions. Hence $\text{hsc}(\pi_{\text{RMA}}) = \text{hsc}(\pi)$. *Completeness.* By Lemma 16, for every execution π_{RMA} of $\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu)$ there exists execution π of $\text{RDTS}(\mathcal{T}, \nu)$ with the *same* sequence of **Update** actions, interleaved with **Recv** actions. Since **Recv** actions are stuttering steps for **hsc**-trace, we obtain $\text{hsc}(\pi) = \text{hsc}(\pi_{\text{RMA}})$. ◀

B.2 Process-identity abstraction

In the system $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$, the $\text{PState}_{\text{RMA}}$ component of the RMA configuration is abstracted: instead of recording the exact location and round of each process, it records only the *counts* of processes at each location and round.

Projection. For a RMA configuration $\text{cfg}_{\text{RMA}} = \langle \text{PState}_{\text{RMA}}, \text{NState}_{\text{RMA}} \rangle$, we define the PIA projection $\alpha_{\text{PIA}}(\text{cfg}_{\text{RMA}}) = \langle \text{PState}_{\text{PIA}}, \text{NState}_{\text{PIA}} \rangle$, where $\text{PState}_{\text{PIA}} : \mathcal{L} \times \mathbb{N} \rightarrow \mathbb{N}$ is given by

$$\text{PState}_{\text{PIA}}(\ell, r) = |\{i \in \llbracket 1, N \rrbracket : \text{PState}_{\text{RMA}}(i).(\text{loc}, \text{rd}) = (\ell, r)\}|,$$

and $\text{NState}_{\text{PIA}} = \text{NState}_{\text{RMA}}$.

The PIA semantics

$$\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu) = \langle S_{\nu}^{\text{PIA}}, I_{\nu}^{\text{PIA}}, Act_{\nu}^{\text{PIA}}, Tr_{\nu}^{\text{PIA}} \rangle,$$

where $S_{\nu}^{\text{PIA}} = \{\alpha_{\text{PIA}}(\text{cfg}) \mid \text{cfg} \in S_{\nu}^{\text{RMA}}\}$, $I_{\nu}^{\text{PIA}} = \{\alpha_{\text{PIA}}(\text{cfg}) \mid \text{cfg} \in I_{\nu}^{\text{RMA}}\}$, the action set $Act_{\nu}^{\text{PIA}} = \{\text{Update}(\rho, r) \mid \rho \in \text{Rules}, r \in \mathbb{N}\}$ (no process ids), and the transition relation Tr_{ν}^{PIA} is determined by the following enabledness and effect conditions.

For $\text{cfg}_{\text{PIA}} = \alpha_{\text{PIA}}(\text{cfg}_{\text{RMA}})$ for some RMA configuration cfg_{RMA} , the abstract action $a = \text{Update}(\rho, r)$ is enabled iff there exists a process i at $\text{cfg}_{\text{PIA}}(\rho.\text{frm}, r)$ in cfg_{RMA} such that $\text{Update}(i, \rho, r)$ is enabled in cfg_{RMA} . Equivalently, for $\text{cfg}_{\text{PIA}} = \langle \text{PState}_{\text{PIA}}, \text{NState}_{\text{PIA}} \rangle$,

$$\begin{aligned} \text{enabled}_{\text{PIA}}(\text{cfg}_{\text{PIA}}, a) &= \text{PState}_{\text{PIA}}(\rho.\text{frm}, r) > 0 \wedge \\ &\exists R : 0 \leq R \leq \text{NState}_{\text{PIA}} \wedge R(\cdot, r) \models \rho.\text{guard}[P \leftarrow \nu]. \end{aligned}$$

Upon executing a at cfg_{PIA} , the $\text{PState}_{\text{PIA}}$ is updated to reflect move of one process from $(\rho.\text{frm}, r)$ to $(\rho.\text{to}, r + \rho.\text{type})$, and $\text{NState}_{\text{PIA}}$ is updated exactly as in the RMA semantics (see Appendix A.1). Formally,

$\text{effect}_{\text{PIA}}(\text{cfg}_{\text{PIA}}, \text{Update}(\rho, r)) = \langle \text{PState}'_{\text{PIA}}, \text{NState}'_{\text{PIA}} \rangle$, where:

- $\text{PState}'_{\text{PIA}}(\ell, r') = \text{PState}_{\text{PIA}}(\ell, r') - 1$ if $(\ell, r') = (\rho.\text{frm}, r)$;
 $\text{PState}'_{\text{PIA}}(\ell, r') = \text{PState}_{\text{PIA}}(\ell, r') + 1$ if $(\ell, r') = (\rho.\text{to}, r + \rho.\text{type})$;
and $\text{PState}'_{\text{PIA}}(\ell, r') = \text{PState}_{\text{PIA}}(\ell, r')$ otherwise.
- $\text{NState}'_{\text{PIA}}(m', r') = \text{NState}_{\text{PIA}}(m', r') + 1$ if $(m', r') = (\text{Bcast}(\rho.\text{to}), r + \rho.\text{type})$; and
 $\text{NState}'_{\text{PIA}}(m', r') = \text{NState}_{\text{PIA}}(m', r')$ otherwise.

For $\pi = \text{cfg}_0 a_1 \text{cfg}_1 a_2 \dots$ an execution of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$, define its hsc-trace analogously to as defined in § 2.2.1, except that here updates no longer carry process identifiers:

$$\text{hsc}(\pi)(\ell, r) = |\{k \mid a_k = \text{Update}(\rho, r'), \rho.\text{to} = \ell, r = r' + \rho.\text{type}\}|.$$

Define the relabeling $\delta : \text{Act}_\nu^{\text{RMA}} \rightarrow \text{Act}_\nu^{\text{PIA}}$ by $\delta(\text{Update}(i, \rho, r)) = \text{Update}(\rho, r)$. We now establish an action-based bisimulation, modulo δ , between the RMA and PIA semantics.

- **Lemma 17** (Action-based bisimulation). 1. $\forall \text{cfg} \in I_\nu^{\text{RMA}} : \alpha_{\text{PIA}}(\text{cfg}) \in I_\nu^{\text{PIA}}$ and $\forall \text{cfg}_{\text{PIA}} \in I_\nu^{\text{PIA}} : \exists \text{cfg} \in I_\nu^{\text{RMA}}$ with $\alpha_{\text{PIA}}(\text{cfg}) = \text{cfg}_{\text{PIA}}$.
2. For all $\text{cfg} \in S_\nu^{\text{RMA}}$ it holds:
- ⇒ If $(\text{cfg}, a, \text{cfg}') \in \text{Tr}_\nu^{\text{RMA}}$, then $(\alpha_{\text{PIA}}(\text{cfg}), \delta(a), \alpha_{\text{PIA}}(\text{cfg}')) \in \text{Tr}_\nu^{\text{PIA}}$.
 - ⇐ If $(\alpha_{\text{PIA}}(\text{cfg}), a', \text{cfg}'_{\text{PIA}}) \in \text{Tr}_\nu^{\text{PIA}}$, then $\exists \text{cfg}' \in S_\nu^{\text{RMA}}, a \in \text{Act}_\nu^{\text{RMA}} : (\text{cfg}, a, \text{cfg}') \in \text{Tr}_\nu^{\text{RMA}}, \alpha_{\text{PIA}}(\text{cfg}') = \text{cfg}'_{\text{PIA}}$, and $\delta(a) = a'$.

Proof. By definition of $I_\nu^{\text{PIA}} = \{\alpha_{\text{PIA}}(\text{cfg}) \mid \text{cfg} \in I_\nu^{\text{RMA}}\}$, thus we have part 1 of the lemma. (⇒) Let $(\text{cfg}, a, \text{cfg}') \in \text{Tr}_\nu^{\text{RMA}}$ with $a = \text{Update}(i, \rho, r)$. Enabledness of a in RMA semantics requires that in cfg :

- $\text{PState}_{\text{RMA}}(i).(\text{loc}, \text{rd}) = (\rho.\text{frm}, r)$, hence $\text{PState}_{\text{PIA}}(\rho.\text{frm}, r) > 0$ in $\alpha_{\text{PIA}}(\text{cfg})$.
 - there exists R with $0 \leq R \leq \text{NState}_{\text{RMA}}$ and $R(\cdot, r) \models \rho.\text{guard}[\text{P} \leftarrow \nu]$.
- Since $\text{NState}_{\text{PIA}} = \text{NState}_{\text{RMA}}$ under α_{PIA} , the same R witnesses enabledness of $a' = \delta(a) = \text{Update}(\rho, r)$ in $\alpha_{\text{PIA}}(\text{cfg})$. For the effect, a moves one process from $(\rho.\text{frm}, r)$ to $(\rho.\text{to}, r + \rho.\text{type})$ and (if applicable) broadcasts to NState . Thus $\alpha_{\text{PIA}}(\text{cfg}')$ decreases $\text{PState}_{\text{PIA}}(\rho.\text{frm}, r)$ by 1, increases $\text{PState}_{\text{PIA}}(\rho.\text{to}, r + \rho.\text{type})$ by 1, and updates NState exactly as in $\text{effect}_{\text{PIA}}$. Hence $(\alpha_{\text{PIA}}(\text{cfg}), a', \alpha_{\text{PIA}}(\text{cfg}')) \in \text{Tr}_\nu^{\text{PIA}}$.

(⇐) Let $(\alpha_{\text{PIA}}(\text{cfg}), a', \text{cfg}'_{\text{PIA}}) \in \text{Tr}_\nu^{\text{PIA}}$ with $a' = \text{Update}(\rho, r)$. Enabledness of a' in PIA semantics requires that in $\alpha_{\text{PIA}}(\text{cfg})$:

- $\text{PState}_{\text{PIA}}(\rho.\text{frm}, r) > 0$, hence there exists i with $\text{PState}_{\text{RMA}}(i).(\text{loc}, \text{rd}) = (\rho.\text{frm}, r)$ in cfg .
- there exists R with $0 \leq R \leq \text{NState}_{\text{PIA}}$ and $R(\cdot, r) \models \rho.\text{guard}[\text{P} \leftarrow \nu]$.

Since $\text{NState}_{\text{PIA}} = \text{NState}_{\text{RMA}}$ under α_{PIA} , the same R witnesses enabledness of $a = \text{Update}(i, \rho, r)$ in cfg . Let cfg' be the RMA configuration upon executing $a = \text{Update}(i, \rho, r)$ from cfg . Executing a moves one process from $(\rho.\text{frm}, r)$ to $(\rho.\text{to}, r + \rho.\text{type})$ and (if applicable) broadcasts to NState . Thus $\alpha_{\text{PIA}}(\text{cfg}')$ decreases $\text{PState}_{\text{PIA}}(\rho.\text{frm}, r)$ by 1, increases $\text{PState}_{\text{PIA}}(\rho.\text{to}, r + \rho.\text{type})$ by 1, and updates NState exactly as in $\text{effect}_{\text{PIA}}$. Hence $(\text{cfg}, a, \text{cfg}') \in \text{Tr}_\nu^{\text{RMA}}$ with $\delta(a) = a'$ and $\alpha_{\text{PIA}}(\text{cfg}') = \text{cfg}'_{\text{PIA}}$. ◀

B.2.1 Proof of Proposition 5

Proof. Let $\pi = \text{cfg}_1 a_1 \text{cfg}_2 a_2 \dots$ be an execution of $\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu)$. Define its projection

$$\Delta(\pi) = \alpha_{\text{RMA}}(\text{cfg}_1) \delta(a_1) \alpha_{\text{RMA}}(\text{cfg}_2) \delta(a_2) \dots$$

By the direction (⇒) of Lem. 17, $\Delta(\pi)$ is an execution of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$. Moreover $\text{hsc}(\Delta(\pi)) = \text{hsc}(\pi)$. Thus, soundness follows. For completeness, apply direction (⇐) of Lem. 17: for every execution π_{PIA} of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ there exists an execution π of $\text{RDTS}^{\text{RMA}}(\mathcal{T}, \nu)$ such that $\Delta(\pi) = \pi_{\text{PIA}}$. ◀

B.3 Semi-synchronous restriction

B.3.1 SSR

The system $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu) = \langle S_\nu^{\text{SSR}}, I_\nu^{\text{SSR}}, \text{Act}_\nu^{\text{SSR}}, Tr_\nu^{\text{SSR}} \rangle$, where $S_\nu^{\text{SSR}} = S_\nu^{\text{PIA}}$, $I_\nu^{\text{SSR}} = I_\nu^{\text{PIA}}$, $\text{Act}_\nu^{\text{SSR}} = \text{Act}_\nu^{\text{PIA}}$, and

$$Tr_\nu^{\text{SSR}} = \{(\text{cfg}, a, \text{cfg}') \in Tr_\nu^{\text{PIA}} \mid \text{tgt}(a) \geq r_{\max}(\text{cfg})\}.$$

Equivalently, enabledness and effect are given by

$$\text{enabled}_{\text{SSR}}(\text{cfg}, a) = \text{enabled}_{\text{PIA}}(\text{cfg}, a) \wedge \text{tgt}(a) \geq r_{\max}(\text{cfg})$$

and $\text{effect}_{\text{SSR}}(\text{cfg}, a) = \text{effect}_{\text{PIA}}(\text{cfg}, a)$.

The hsc-trace of executions of $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$ is defined identically to that of executions of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ (see Appendix B.2). Since the action sets of the two systems coincide, this is well defined.

Recall that every rule $\rho \in \text{Rules}$ satisfies $\rho.\text{type} \leq b$, where $b \in \mathbb{N}$ is the *jump bound* of the template \mathcal{T} . Hence, in a configuration cfg , no update $\text{Update}(\rho, r)$ with $r < r_{\max}(\text{cfg}) - b$ is enabled under SSR. Consequently, in configuration cfg all counters below $r_{\max}(\text{cfg}) - b$ can be discarded, while counters above $r_{\max}(\text{cfg})$ are zero by definition. Thus the relevant window of any SSR configuration cfg is $\llbracket r_{\max}(\text{cfg}) - b, r_{\max}(\text{cfg}) \rrbracket$, of fixed size $b + 1$, uniformly bounded across all configurations. For an update action $a = \text{Update}(\rho, r)$, let $\text{tgt}(a) = r + \rho.\text{type}$.

An execution $\pi = \text{cfg}_1 a_1 \text{cfg}_2 a_2 \dots$ of the $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ is called *semi-synchronous* if its target sequence $\text{tgt}(a_1)\text{tgt}(a_2)\dots$ is non-decreasing. This notion precisely characterizes executions of $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$, as formalized and proved in following lemma.

► **Lemma 18.** *An execution $\pi = \text{cfg}_1 a_1 \text{cfg}_2 a_2 \dots$ of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ is semi-synchronous iff it is also an execution of $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$.*

Proof. To prove the lemma we first prove following claim:

▷ **Claim 19.** For any $(\text{cfg}, a, \text{cfg}') \in Tr_\nu^{\text{PIA}}$, $r_{\max}(\text{cfg}') = \max(r_{\max}(\text{cfg}), \text{tgt}(a))$.

Proof of claim. By construction of PIA an action $a = \text{Update}(\rho, r)$ modifies only counters at rounds r and $\text{tgt}(a) > r$. If $\text{tgt}(a) < r_{\max}(\text{cfg})$, then $r_{\max}(\text{cfg}') = r_{\max}(\text{cfg})$. If $\text{tgt}(a) \geq r_{\max}(\text{cfg})$, the transition increments the $\rho.\text{to}$ location counter at round $\text{tgt}(a)$, making it positive, so $r_{\max}(\text{cfg}') = \text{tgt}(a)$. In both cases the claim holds.

Now suppose π is semi-synchronous execution of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$, i.e., $\text{tgt}(a_1) \leq \text{tgt}(a_2) \leq \dots$. Since every $\text{cfg} \in I_\nu^{\text{PIA}}$ satisfies $r_{\max}(\text{cfg}) = 1$, we have $\text{tgt}(a_1) \geq r_{\max}(\text{cfg}_1)$. By the claim $r_{\max}(\text{cfg}_2) = \text{tgt}(a_1)$. Inductively, if $r_{\max}(\text{cfg}_i) = \text{tgt}(a_{i-1})$ then $\text{tgt}(a_i) \geq \text{tgt}(a_{i-1}) = r_{\max}(\text{cfg}_i)$, so the SSR enabledness restriction holds at step i . Thus π is an execution of $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$.

Conversely, suppose π is an execution of $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$. Then by definition $\text{tgt}(a_i) \geq r_{\max}(\text{cfg}_i)$ for all i . The above claim gives $r_{\max}(\text{cfg}_{i+1}) = \text{tgt}(a_i)$, which implies $\text{tgt}(a_{i+1}) \geq r_{\max}(\text{cfg}_{i+1}) = \text{tgt}(a_i)$. Therefore $\text{tgt}(a_1) \leq \text{tgt}(a_2) \leq \dots$, i.e., the target sequence is non-decreasing, so π is semi-synchronous. ◀

To prove Lemma 6 we use the following claim whose proof follows from the definition of Tr_ν^{PIA} and can be found in Appendix C.2.

▷ **Claim 20 (Commutativity).** Let $a = \text{Update}(\rho, r)$ and $a' = \text{Update}(\rho', r')$, and suppose we have $(\text{cfg}, a, \text{cfg}^*), (\text{cfg}^*, a', \text{cfg}') \in Tr_\nu^{\text{PIA}}$. If $\text{tgt}(a) \neq r'$, then there exists cfg^\dagger with $(\text{cfg}, a', \text{cfg}^\dagger), (\text{cfg}^\dagger, a, \text{cfg}') \in Tr_\nu^{\text{PIA}}$.

B.3.2 Proof of Lemma 6.

Proof. Let $\pi = \text{cfg}_1 a_1 \text{cfg}_2 a_2 \dots$ be an execution of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$, where each $a_i = \text{Update}(\rho_i, r_i)$ and $\text{tgt}(a_i) = r_i + \rho_i.\text{type}$. We transform π into a semi-synchronous execution by repeatedly commuting out-of-order updates until the sequence of target rounds becomes non-decreasing.

Inductive reordering. Write $\pi_{-1} = \pi$. For $r = 0, 1, \dots$ define π_r from π_{r-1} as follows. Scan π_{r-1} left-to-right and identify (in increasing order of their indices) all updates whose target is r . There are finitely many such updates by finiteness of processes and acyclicity of type 0 updates. For each such update, repeatedly apply the Commutativity Claim to swap it left over any immediately preceding update whose target is $> r$, stopping once the preceding update (if any) has target $\leq r$. Perform these swaps in the order the target- r updates are encountered so their relative order is preserved. Denote the resulting execution by π_r .

Invariants. For every $r \geq 0$ there exists an index m_r such that: (i) the prefix execution $\pi_r[1..m_r]$ consists *exactly* of all updates with target $\leq r$, arranged in non-decreasing order of their targets, and for each fixed target the original relative order is preserved; (ii) every update in the suffix $\pi_r[m_r + 1..]$ has target $> r$; (iii) π_r is a valid PIA execution starting from cfg_1 ; and (iv) π_r has the same multiset of update actions as π . Items (iii)–(iv) hold because each step uses only swaps justified by the Commutativity Claim; items (i)–(ii) hold by construction.

Limit execution. For $n \in \mathbb{N}$, let r_0 be the maximum target round among the first n updates of π . Then for all $r > r_0$, the executions π_r and π_{r_0} agree on the prefix of length n . Thus the prefix of length n stabilizes. Consequently, the pointwise limit $\pi' = \lim_{r \rightarrow \infty} \pi_r$ exists and is a valid execution, obtained by taking, for each n , the stabilized prefix of length n . ◀

B.3.3 Proof of Proposition 7

Proof. By Lemma 6, for every execution π of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$, there exists semi-synchronous execution π' of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ such that $\text{hsc}(\pi') = \text{hsc}(\pi)$. Furthermore, by Lemma 18, the executions of $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$ are exactly the semi-synchronous executions of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$. Thus the set of hsc -traces of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ and $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$ is identical. ◀

B.3.4 Strong SSR

The SSR restriction is sufficient to obtain a reduced finite-counter semantics. However, we can further decrease non-determinism on interleaving by introducing a stronger restriction while preserving soundness.

Let θ be a total order on the set of jump rules $\{\rho \in \text{Rules} \mid \rho.\text{type} > 0\}$. An execution $\pi = \text{cfg}_0, a_1, \text{cfg}_1, a_2, \dots$ of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ with $a_i = \text{Update}(\rho_i, r_i)$ is called θ -strong semi-synchronous if: (i) it is semi-synchronous, i.e., for all $i < j$, $\text{tgt}(a_i) \leq \text{tgt}(a_j)$, and (ii) whenever $\text{tgt}(a_i) = \text{tgt}(a_j)$ and $\rho_j.\text{type} > 0$, we have $\rho_i.\text{type} > 0$ and $\rho_i \leq_\theta \rho_j$. Clearly, every θ -strong semi-synchronous execution is semi-synchronous. The converse is also true:

► **Lemma 21** (Soundness of strong SSR). *Let θ be a total order on jump rules. For every semi-synchronous execution π of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ there exists a θ -strong semi-synchronous execution π' of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ that starts from the same initial configuration as π and contains the same multiset of update actions.*

Proof. The proof follows from the Commutativity claim. In a semi-synchronous execution, within the fragment whose updates target round r , a local update targeting round r can always be commuted past a jump update targeting r , so all jumps can be placed before locals.

Furthermore, jump updates targeting the same round commute among themselves. Thus, by reordering them according to θ , we obtain the desired execution. \blacktriangleleft

The corresponding strong SSR semantics extends the SSR semantics. Informally, configurations additionally record the last executed rule, and enabledness is further restricted as follows: (i) if the last rule was local, then no jump to the current frontier round is permitted; (ii) if the last rule was a jump, then no jump to the current frontier round with a smaller (w.r.t. θ) rule is permitted. Strong SSR substantially reduces nondeterminism: (i) it enforces that all jumps to a round r occur before any locals at r , and (ii) it quotients away permutations of jump updates targeting the same round by fixing their order according to θ . Since soundness holds for any choice of θ , the strong SSR semantics can be viewed as if all processes *synchronously jump* to round r , followed by an *asynchronous execution of local updates* at r , before moving on to the next round.

B.4 Bounded-window abstraction

Recall that in SSR the relevant window of a configuration cfg is $\llbracket r_{\max}(\text{cfg}) - b, r_{\max}(\text{cfg}) \rrbracket$, of fixed size $b+1$. The bounded-window abstraction (BWA) drops all counters outside this window and encodes the remainder as a sliding window of width $b+1$ anchored at the frontier $r_{\max}(\text{cfg})$; that is, it stores $r_{\max}(\text{cfg})$ together with the counters for rounds $r_{\max}(\text{cfg}) - b \leq r \leq r_{\max}(\text{cfg})$.

Projection. For a SSR configuration $\text{cfg}_{\text{SSR}} = \langle \text{PState}_{\text{SSR}}, \text{NState}_{\text{SSR}} \rangle$, we define the SSR projection

$$\alpha_{\text{BWA}}(\text{cfg}_{\text{SSR}}) = \langle \text{PState}_{\text{BWA}}, \text{NState}_{\text{BWA}}, r_{\max} \rangle,$$

where $\text{PState}_{\text{BWA}} : \mathcal{L} \times \llbracket 0, b \rrbracket \rightarrow \mathbb{N}$ is given by $\text{PState}_{\text{BWA}}(\ell, d) = \text{PState}_{\text{SSR}}(\ell, r_{\max}(\text{cfg}) - d)$, $\text{NState}_{\text{BWA}} : \mathcal{M} \times \llbracket 0, b \rrbracket \rightarrow \mathbb{N}$ is given by $\text{NState}_{\text{BWA}}(m, d) = \text{NState}_{\text{SSR}}(m, r_{\max}(\text{cfg}) - d)$, and $r_{\max} \in \mathbb{N}$ is given by $r_{\max} = r_{\max}(\text{cfg}_{\text{SSR}})$.

The BWA semantics

$$\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu) = \langle S_{\nu}^{\text{BWA}}, I_{\nu}^{\text{BWA}}, \text{Act}_{\nu}^{\text{BWA}}, \text{Tr}_{\nu}^{\text{BWA}} \rangle,$$

where $S_{\nu}^{\text{BWA}} = \{\alpha_{\text{BWA}}(\text{cfg}) \mid \text{cfg} \in S_{\nu}^{\text{SSR}}\}$, $I_{\nu}^{\text{BWA}} = \{\alpha_{\text{BWA}}(\text{cfg}) \mid \text{cfg} \in I_{\nu}^{\text{SSR}}\}$, and $\text{Act}_{\nu}^{\text{BWA}} = \text{Act}_{\nu}^{\text{SSR}}$. The transition relation is the existential lift of SSR semantics: $(\text{cfg}_{\text{BWA}}, a, \text{cfg}'_{\text{BWA}}) \in \text{Tr}_{\nu}^{\text{BWA}}$ iff there exist $\text{cfg}_{\text{SSR}}, \text{cfg}'_{\text{SSR}} \in S_{\nu}^{\text{SSR}}$ with

$$\alpha_{\text{BWA}}(\text{cfg}_{\text{SSR}}) = \text{cfg}_{\text{BWA}}, \alpha_{\text{BWA}}(\text{cfg}'_{\text{SSR}}) = \text{cfg}'_{\text{BWA}}, \text{ and } (\text{cfg}_{\text{SSR}}, a, \text{cfg}'_{\text{SSR}}) \in \text{Tr}_{\nu}^{\text{SSR}}.$$

The hsc-trace of executions of $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$ is defined identically to that of executions of $\text{RDTS}^{\text{PIA}}(\mathcal{T}, \nu)$ (see Appendix B.2). Since the action sets of the two systems coincide, this is well defined.

Before establishing action based bisimulation between BWA and SSR semantics, we establish following property of projection α_{BWA} :

\triangleright **Claim 22.** Let $\text{cfg}, \hat{\text{cfg}} \in S_{\nu}^{\text{SSR}}$ and $a \in \text{Act}_{\nu}^{\text{SSR}}$. If $\alpha_{\text{BWA}}(\text{cfg}) = \alpha_{\text{BWA}}(\hat{\text{cfg}})$, then in SSR semantics:

1. a is enabled at cfg iff it is enabled at $\hat{\text{cfg}}$.
2. if a is enabled, then $\alpha_{\text{BWA}}(\text{effect}_{\text{SSR}}(\text{cfg}, a)) = \alpha_{\text{BWA}}(\text{effect}_{\text{SSR}}(\hat{\text{cfg}}, a))$.

Proof. Assume $\alpha_{\text{BWA}}(\text{cfg}) = \alpha_{\text{BWA}}(\hat{\text{cfg}})$. Then $r_{\max}(\text{cfg}) = r_{\max}(\hat{\text{cfg}})$ and, for all $r \geq r_{\max}(\text{cfg}) - b$, the round r counters, $\text{PState}(\ell, r)$ and $\text{NState}(m, r)$ coincide in cfg and $\hat{\text{cfg}}$.

1. For any $a = \text{Update}(\rho, r)$, a is enabled at cfg implies $r \geq r_{\max}(\text{cfg}) - b$. Since the enabledness of a depends only on the round r counters, a is enabled in cfg iff it is enabled in $\hat{\text{cfg}}$.
2. When enabled, a updates only round r and round $\text{tgt}(a)$ counters and since $\text{tgt}(a) \geq r$ for all rounds $r' \geq r_{\max}(\text{cfg}) - b$ the round r' counters coincide in $\text{cfg}' = \text{effect}_{\text{SSR}}(\text{cfg}, a)$ and $\hat{\text{c}}\text{fg}' = \text{effect}_{\text{SSR}}(\hat{\text{c}}\text{fg}, a)$. Moreover

$$r_{\max}(\text{cfg}') = \max\{r_{\max}(\text{cfg}), \text{tgt}(a)\} = \max\{r_{\max}(\hat{\text{c}}\text{fg}), \text{tgt}(a)\} = r_{\max}(\hat{\text{c}}\text{fg}').$$

Thus cfg' and $\hat{\text{c}}\text{fg}'$ agree on r_{\max} and the round r' counters for $r' \geq r_{\max}(\text{cfg}') - b \geq r_{\max}(\text{cfg}) - b$. Therefore the updated window counters match as well, showing $\alpha_{\text{BWA}}(\text{cfg}') = \alpha_{\text{BWA}}(\hat{\text{c}}\text{fg}')$. \blacktriangleleft

► **Lemma 23** (Action-based bisimulation). *It holds that:*

1. $\forall \text{cfg} \in I_{\nu}^{\text{SSR}} : \alpha_{\text{BWA}}(\text{cfg}) \in I_{\nu}^{\text{BWA}}$ and $\forall \text{cfg}_{\text{BWA}} \in I_{\nu}^{\text{BWA}} : \exists \text{cfg} \in I_{\nu}^{\text{SSR}}$ with $\alpha_{\text{BWA}}(\text{cfg}) = \text{cfg}_{\text{BWA}}$.
2. For all $\text{cfg} \in S_{\nu}^{\text{SSR}}$ it holds:
 - ⇒ If $(\text{cfg}, a, \text{cfg}') \in Tr_{\nu}^{\text{SSR}}$, then $(\alpha_{\text{BWA}}(\text{cfg}), a, \alpha_{\text{BWA}}(\text{cfg}')) \in Tr_{\nu}^{\text{BWA}}$.
 - ⇐ If $(\alpha_{\text{BWA}}(\text{cfg}), a, \text{cfg}'_{\text{BWA}}) \in Tr_{\nu}^{\text{BWA}}$, then $\exists \text{cfg}' \in S_{\nu}^{\text{SSR}} : (\text{cfg}, a, \text{cfg}') \in Tr_{\nu}^{\text{SSR}}$ and $\alpha_{\text{BWA}}(\text{cfg}') = \text{cfg}'_{\text{BWA}}$.

Proof. (1) holds immediately since $I_{\nu}^{\text{BWA}} = \{\alpha_{\text{BWA}}(\text{cfg}) \mid \text{cfg} \in I_{\nu}^{\text{SSR}}\}$. Direction (⇒) holds by the definition of Tr_{ν}^{BWA} as an existential lift of Tr_{ν}^{SSR} .

For direction (⇐), let $\text{cfg} \in S_{\nu}^{\text{SSR}}$ with $\alpha_{\text{BWA}}(\text{cfg}) = \text{cfg}_{\text{BWA}}$ and assume $(\text{cfg}_{\text{BWA}}, a, \text{cfg}'_{\text{BWA}}) \in Tr_{\nu}^{\text{BWA}}$. Then by definition of Tr_{ν}^{BWA} , there exist $\text{cfg}^{\dagger}, \text{cfg}'^{\dagger} \in S_{\nu}^{\text{SSR}}$ with $(\text{cfg}^{\dagger}, a, \text{cfg}'^{\dagger}) \in Tr_{\nu}^{\text{SSR}}$, $\alpha_{\text{BWA}}(\text{cfg}^{\dagger}) = \text{cfg}_{\text{BWA}}$, and $\alpha_{\text{BWA}}(\text{cfg}'^{\dagger}) = \text{cfg}'_{\text{BWA}}$. Since cfg and cfg^{\dagger} have the same BWA projection, above Claim implies that a is also enabled at cfg and that

$$\alpha_{\text{BWA}}(\text{effect}_{\text{SSR}}(\text{cfg}, a)) = \alpha_{\text{BWA}}(\text{effect}_{\text{SSR}}(\text{cfg}^{\dagger}, a)) = \text{cfg}'_{\text{BWA}}.$$

Taking $\text{cfg}' = \text{effect}_{\text{SSR}}(\text{cfg}, a)$ proves the direction. \blacktriangleleft

B.4.1 Proof of Proposition 8

Proof. By Lem. 23 α_{BWA} is an action-based bisimulation between $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$ and $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$. Thus, for every execution π of $\text{RDTS}^{\text{SSR}}(\mathcal{T}, \nu)$ there exists an execution π_{BWA} of $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$ with the same sequence of action labels, and hence $\text{hsc}(\pi_{\text{BWA}}) = \text{hsc}(\pi)$. The converse direction follows symmetrically. \blacktriangleleft

B.5 History-record extension

Formally, $\text{RDTS}^{\text{HRE}}(\mathcal{T}, \nu, \varphi) = \langle S_{\nu}^{\text{HRE}}, I_{\nu}^{\text{HRE}}, Act_{\nu}^{\text{HRE}}, Tr_{\nu}^{\text{HRE}} \rangle$, where S_{ν}^{HRE} is the set of HRE configurations, I_{ν}^{HRE} the set of initial HRE configurations, $Act_{\nu}^{\text{HRE}} = Act_{\nu}^{\text{BWA}}$, and Tr_{ν}^{HRE} , the transition relation obtained by extending Tr_{ν}^{BWA} with the corresponding updates to the history record.

HRE Configurations. An HRE configuration is of the form

$$\text{cfg}_{\text{HRE}} = \langle \text{cfg}_{\text{BWA}}, \text{local}, \text{cumul} \rangle$$

with $\text{cfg}_{\text{BWA}} \in S_{\nu}^{\text{BWA}}$ and $\text{local}, \text{cumul} : \mathcal{X} \rightarrow \mathbb{N}$. For $\ell \in \mathcal{X}$, $\text{local}(\ell)$ counts visits to ℓ in the frontier round r_{\max} of cfg_{BWA} , and $\text{cumul}(\ell)$ counts total visits to ℓ up to r_{\max} . We refer to counters local and cumul as history record counters.

For a formula φ , define $t_{\max}(\varphi, \nu)$ as the largest numeric value attained by any threshold in φ under ν . Formally, let $T(\varphi) \subseteq \text{LinTrm}(\mathcal{V})$ denote the set of thresholds occurring in φ (for example, in Figure 3-Left, we have $T(\mathbf{A}) = \{0\}$ and $T(\mathbf{T}) = \{\mathbf{N}_c\}$), then

$$t_{\max}(\varphi, \nu) = \max\{t[\mathcal{V} \leftarrow \nu] \mid t \in T(\varphi)\}.$$

In HRE configurations we require that for every $\ell \in \mathcal{X}$, both $\text{local}(\ell)$ and $\text{cumul}(\ell)$ are bounded above by $B_\nu^\varphi = 1 + \max\{0, t_{\max}(\varphi, \nu)\}$. This bounding is sufficient because every atomic constraint in φ has the form $\sum_{x \in \mathcal{X}} c_x A_x \leq t$ where $c_x \in \mathbb{N}$ and A_x denote either a local or cumulative visit count. If $c_x = 0$, the value of A_x is irrelevant. If $c_x > 0$ and A_x takes value B_ν^φ , then the atom is permanently false regardless of further increases. Thus exact values of A_x beyond B_ν^φ never affect the truth of φ .

An HRE configuration $\text{cfg}_{\text{HRE}} = \langle \text{cfg}_{\text{BWA}}, \text{local}, \text{cumul} \rangle$ is initial iff $\text{cfg}_{\text{BWA}} \in I_\nu^{\text{BWA}}$ and, the history record counters are initialized to match the number of processes at location ℓ in round 0, respecting the bound of B_ν^φ . Formally, for every $\ell \in \mathcal{X}$,

$$\text{local}(\ell) = \text{cumul}(\ell) = \min(\text{PState}_{\text{BWA}}(\ell, 0), B_\nu^\varphi),$$

where $\text{PState}_{\text{BWA}}$ is the process-state component of cfg_{BWA} .

HRE transitions. For HRE configurations $\text{cfg}_{\text{HRE}} = \langle \text{cfg}_{\text{BWA}}, \text{local}, \text{cumul} \rangle$ and $\text{cfg}'_{\text{HRE}} = \langle \text{cfg}'_{\text{BWA}}, \text{local}', \text{cumul}' \rangle$, and an action $a = \text{Update}(\rho, r)$, we have $(\text{cfg}_{\text{HRE}}, a, \text{cfg}'_{\text{HRE}}) \in \text{Tr}_\nu^{\text{HRE}}$ iff $(\text{cfg}_{\text{BWA}}, a, \text{cfg}'_{\text{BWA}}) \in \text{Tr}_\nu^{\text{BWA}}$ and the history record counters are related as follows. Let r_{\max}, r'_{\max} be the frontier rounds of cfg_{BWA} and cfg'_{BWA} respectively. Then, for each $\ell \in \mathcal{X}$:

- The cumulative record cumul is incremented at location ρ .to subject to the saturation at B_ν^φ ; other locations are unchanged. Formally, $\text{cumul}'(\ell) = \min(\text{cumul}(\ell) + 1, B_\nu^\varphi)$ if $\ell = \rho$.to and $\text{cumul}'(\ell) = \text{cumul}(\ell)$ otherwise.
- Recall that the record local counts visits in the frontier round.
 - If the frontier-round does not advance ($r'_{\max} = r_{\max}$), then only the target location increments, subject to the saturation. Formally, $\text{local}'(\ell) = \min(\text{local}(\ell) + 1, B_\nu^\varphi)$ if $\ell = \rho$.to and $\text{local}'(\ell) = \text{local}(\ell)$ otherwise.
 - If the frontier-round advances ($r'_{\max} > r_{\max}$), all local counters reset to 0 except at the new target, which is set to 1. Formally, $\text{local}'(\ell) = 1$ if $\ell = \rho$.to and $\text{local}'(\ell) = 0$ otherwise.
 - Note that frontier-round is never decremented in BWA semantics.

B.5.1 Proof of Proposition 11

Proof. Write $\gamma(\langle \text{cfg}_{\text{BWA}}, \text{local}, \text{cumul} \rangle) = \text{cfg}_{\text{BWA}}$. For every HRE execution $\pi = \text{cfg}_0 \xrightarrow{a_0} \text{cfg}_1 \xrightarrow{a_1} \dots$, its γ projection

$$\gamma(\pi) = \gamma(\text{cfg}_0) \xrightarrow{a_0} \gamma(\text{cfg}_1) \xrightarrow{a_1} \dots$$

is a BWA execution. Conversely, for every BWA execution $\pi = \text{cfg}_0 \xrightarrow{a_0} \text{cfg}_1 \xrightarrow{a_1} \dots$, there exists HRE execution

$$\pi' = \langle \text{cfg}_0, \text{local}_0, \text{cumul}_0 \rangle \xrightarrow{a_0} \langle \text{cfg}_1, \text{local}_1, \text{cumul}_1 \rangle \xrightarrow{a_1} \dots,$$

obtained by initializing history record counters as specified in I_ν^{HRE} and executing the same actions and updating the history record counters as specified by $\text{Tr}_\nu^{\text{HRE}}$.

We now prove the proposition for base cases $\varphi = \forall_r \alpha_r$ and $\varphi = \beta$. Since the translation is preserved for \neg and \wedge , the inductive cases follow immediately.

- **Case $\varphi = \forall_r \alpha_r$:** Assume $\alpha_r = \sum_{\ell} c_{\ell} \cdot \kappa(\ell, r) \leq t$. To show $\pi \models \varphi$ iff $\pi' \models \text{LTL}(\varphi)$.
 - (\Rightarrow) Suppose $\pi \models \varphi$ but $\pi' \not\models \text{LTL}(\varphi)$. Then there exists some position i in π' with

$$\sum_{\ell \in \mathcal{X}} c_{\ell} \cdot \text{local}_i(\ell) > t[\mathcal{Y} \leftarrow \nu].$$

Since local counts process visits to round $r_{\max}(\text{cfg}_i)$, this contradicts $\pi \models \forall_r \alpha_r$, as α_r fails for $r = r_{\max}(\text{cfg}_i)$.

- (\Leftarrow) Conversely, suppose $\pi' \models \text{LTL}(\varphi)$ but $\pi \not\models \varphi$. Then there exists a round r_0 with

$$\sum_{\ell} c_{\ell} \cdot \text{hsc}(\pi)(\ell, r_0) > t[\mathcal{Y} \leftarrow \nu].$$

Since the number of processes is finite and each performs only a bounded number of updates per round, there exists a last position i in π where $r_{\max}(\text{cfg}_i) = r_0$ (and if cfg_{i+1} exists, then $r_{\max}(\text{cfg}_{i+1}) > r_0$). At this point,

$$\sum_{\ell \in \mathcal{X}} c_{\ell} \cdot \text{local}_i(\ell) = \sum_{\ell \in \mathcal{X}} c_{\ell} \cdot \text{hsc}(\pi)(\ell, r_0) > t[\mathcal{Y} \leftarrow \nu],$$

contradicting $\pi' \models \text{LTL}(\varphi)$.

- **Case $\varphi = \beta$:** Assume $\beta = \sum_{\ell \in \mathcal{X}} c_{\ell} \cdot \sum_r \kappa(\ell, r) \leq t$. To show $\pi \models \varphi$ iff $\pi' \models \text{LTL}(\varphi)$.
 - (\Rightarrow) Suppose $\pi \models \varphi$ but $\pi' \not\models \text{LTL}(\varphi)$. Then there exists some position i in π' with

$$\sum_{\ell \in \mathcal{X}} c_{\ell} \cdot \text{cumul}_i(\ell) > t[\mathcal{Y} \leftarrow \nu].$$

Since cumul_i count exactly the total number of cumulative visits to each location till cfg_i , the count is less than or equal to the total number of cumulative visits in π , thus

$$\sum_{\ell \in \mathcal{X}} c_{\ell} \cdot \sum_r \text{hsc}(\pi)(\ell, r) \geq \sum_{\ell \in \mathcal{X}} c_{\ell} \cdot \text{cumul}_i(\ell) > t[\mathcal{Y} \leftarrow \nu]$$

contradicting $\pi \models \varphi$.

- (\Leftarrow) Conversely, if $\pi' \models \text{LTL}(\beta)$ then the number of process visits never exceeds $t[\mathcal{Y} \leftarrow \nu]$ at any prefix, so $\pi \models \beta$.

Thus for every execution π of $\text{RDTS}^{\text{BWA}}(\mathcal{T}, \nu)$ and its corresponding execution π' of $\text{RDTS}^{\text{HRE}}(\mathcal{T}, \nu, \varphi)$: $\pi \models \varphi$ iff $\pi' \models \text{LTL}(\varphi)$. Quantifying over executions yields the desired equivalence at the model level. \blacktriangleleft

B.6 Round-identity abstraction

The system $\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi)$ abstracts the frontier-round identifier r_{\max} from $\text{RDTS}^{\text{HRE}}(\mathcal{T}, \nu, \varphi)$. For an HRE configuration

$$\text{cfg}_{\text{HRE}} = \langle \text{cfg}_{\text{BWA}}, \text{local}, \text{cumul} \rangle \text{ with } \text{cfg}_{\text{BWA}} = \langle \text{PState}_{\text{BWA}}, \text{NState}_{\text{BWA}}, r_{\max} \rangle,$$

define the RIA projection as $\alpha_{\text{RIA}}(\text{cfg}_{\text{HRE}}) = \langle \text{PState}_{\text{BWA}}, \text{NState}_{\text{BWA}}, \text{local}, \text{cumul} \rangle$. Then the RIA semantics is the system

$$\text{RDTS}^{\text{RIA}}(\mathcal{T}, \nu, \varphi) = \langle S_{\nu}^{\text{RIA}}, I_{\nu}^{\text{RIA}}, \text{Act}_{\nu}^{\text{RIA}}, \text{Tr}_{\nu}^{\text{RIA}} \rangle,$$

where $S_{\nu}^{\text{RIA}} = \{\alpha_{\text{RIA}}(\text{cfg}) \mid \text{cfg} \in S_{\nu}^{\text{HRE}}\}$, $I_{\nu}^{\text{RIA}} = \{\alpha_{\text{RIA}}(\text{cfg}) \mid \text{cfg} \in I_{\nu}^{\text{HRE}}\}$, and $\text{Act}_{\nu}^{\text{RIA}} = \text{Act}_{\nu}^{\text{HRE}}$. The transition relation is the existential lift of HRE semantics:

$(\text{cfg}_{\text{RIA}}, a, \text{cfg}'_{\text{RIA}}) \in \text{Tr}_{\nu}^{\text{RIA}}$ iff there exist $\text{cfg}_{\text{HRE}}, \text{cfg}'_{\text{HRE}} \in S_{\nu}^{\text{HRE}}$ with

$$\alpha_{\text{RIA}}(\text{cfg}_{\text{HRE}}) = \text{cfg}_{\text{RIA}}, \alpha_{\text{RIA}}(\text{cfg}'_{\text{HRE}}) = \text{cfg}'_{\text{RIA}}, \text{ and } (\text{cfg}_{\text{HRE}}, a, \text{cfg}'_{\text{HRE}}) \in \text{Tr}_{\nu}^{\text{HRE}}.$$

► **Lemma 24** (State-based bisimulation). *It holds that:*

1. $\forall \text{cfg} \in I_\nu^{\text{HRE}} : \alpha_{\text{RIA}}(\text{cfg}) \in I_\nu^{\text{RIA}}$ and $\forall \text{cfg}_{\text{RIA}} \in I_\nu^{\text{RIA}} : \exists \text{cfg} \in I_\nu^{\text{HRE}}$ with $\alpha_{\text{RIA}}(\text{cfg}) = \text{cfg}_{\text{RIA}}$.
2. For all $\text{cfg} \in S_\nu^{\text{HRE}}$ it holds:
 - ⇒ If $(\text{cfg}, a, \text{cfg}') \in Tr_\nu^{\text{HRE}}$, then $(\alpha_{\text{RIA}}(\text{cfg}), a, \alpha_{\text{RIA}}(\text{cfg}')) \in Tr_\nu^{\text{RIA}}$.
 - ⇐ If $(\alpha_{\text{RIA}}(\text{cfg}), a, \text{cfg}'_{\text{RIA}}) \in Tr_\nu^{\text{RIA}}$, then $\exists \text{cfg}' \in S_\nu^{\text{HRE}}, a' \in Act_\nu^{\text{HRE}}$ such that $(\text{cfg}, a', \text{cfg}') \in Tr_\nu^{\text{HRE}}$ and $\alpha_{\text{RIA}}(\text{cfg}') = \text{cfg}'_{\text{RIA}}$.

Proof. Part 1 is immediate from $I_\nu^{\text{RIA}} = \{\alpha_{\text{RIA}}(\text{cfg}) \mid \text{cfg} \in I_\nu^{\text{HRE}}\}$.

Direction (⇒) follows from the definition of Tr_ν^{RIA} as the existential lift of Tr_ν^{HRE} . For direction (⇐), suppose $(\alpha_{\text{RIA}}(\text{cfg}), a, \text{cfg}'_{\text{RIA}}) \in Tr_\nu^{\text{RIA}}$. By definition of Tr_ν^{RIA} there exist $\text{cfg}_1, \text{cfg}_2 \in S_\nu^{\text{HRE}}$ with

$$(\text{cfg}_1, a, \text{cfg}_2) \in Tr_\nu^{\text{HRE}}, \alpha_{\text{RIA}}(\text{cfg}_1) = \alpha_{\text{RIA}}(\text{cfg}), \text{ and } \alpha_{\text{RIA}}(\text{cfg}_2) = \text{cfg}'_{\text{RIA}}.$$

Thus cfg and cfg_1 agree on the $\text{PState}_{\text{BWA}}$, $\text{NState}_{\text{BWA}}$ and on history record counters local and cumul ; they may differ only on the frontier-round. Let r_{max}^1 be the frontier-round of cfg_1 , r_{max} be the frontier-round of cfg , and let $\Delta = r_{\text{max}} - r_{\text{max}}^1$. Suppose $a = \text{Update}(\rho, r)$. Set $r' = r + \Delta$ and $a' = \text{Update}(\rho, r')$. It follows from the semantics of $\text{RDTS}^{\text{HRE}}(\mathcal{T}, \nu, \varphi)$ that (i) a' is enabled at cfg , and (ii) executing a' at cfg results in cfg' such that $\alpha_{\text{RIA}}(\text{cfg}') = \text{cfg}'_{\text{RIA}}$. This gives the required cfg' and a' . ◀

B.6.1 Proof of Proposition 12.

The proposition follows from the Lem. 24 and the fact that α_{RIA} preserves the state labels given by the history record counters.

C Technical proofs from Section B

C.1 Proof of Lemma 16

Proof. Fix an RMA configuration $\text{cfg}_{\text{RMA}} = \langle \text{PState}_{\text{RMA}}, \text{NState}_{\text{RMA}} \rangle \in S_\nu^{\text{RMA}}$. Define $\beta_{\text{RMA}}(\text{cfg}_{\text{RMA}}) = \text{cfg} = \langle \text{PState}, \text{NState} \rangle \in S_\nu$ by setting $\text{NState} = \text{NState}_{\text{RMA}}$ and, for each $i \in \llbracket 1, N \rrbracket$, letting $\text{PState}(i).\text{loc} = \text{PState}_{\text{RMA}}(i).\text{loc}$ and $\text{PState}(i).\text{rd} = \text{PState}_{\text{RMA}}(i).\text{rd}$.

Write $\ell \rightsquigarrow_0 \ell'$ if there is a (possibly empty) path of type-0 rules from ℓ to ℓ' . Let

$$X_i(\text{cfg}) = \{\rho \in \text{Rules} \mid \rho.\text{type} = 0 \wedge \rho.\text{to} \rightsquigarrow_0 \text{PState}(i).\text{loc}\},$$

and for a guard ϕ , let $\text{FV}_{\mathcal{M}}(\phi) \subseteq \mathcal{M}$ denote its set of message variables. Define

$$M_i(\text{cfg}) = \bigcup_{\rho \in X_i(\text{cfg})} \text{FV}_{\mathcal{M}}(\rho.\text{guard}).$$

Finally, define the received-message multiset $\text{PState}(i).\text{rcvMsg} : \mathcal{M} \times \mathbb{N} \rightarrow \mathbb{N}$ by

$$\text{PState}(i).\text{rcvMsg}(m, r) = \begin{cases} \text{NState}(m, r), & r < \text{PState}(i).\text{rd}, \\ \text{NState}(m, r), & r = \text{PState}(i).\text{rd} \text{ and } m \in M_i(\text{cfg}), \\ 0, & \text{otherwise.} \end{cases}$$

The β_{RMA} preserves the network component, respects process locations and rounds, and constructs received message component that satisfies condition (1).

β_{RMA} satisfies Part 1 of lemma, since initially every process is in initial location of round 0, and initial locations, and by Definition 1 no type-0 rule can lead to an initial location and thus $M_i(\text{cfg}) = 0$ for all i .

For part 2, fix an abstract transition $(\text{cfg}_{\text{RMA}}, a, \text{cfg}'_{\text{RMA}}) \in Tr_{\nu}^{\text{RMA}}$ with $a = \text{Update}(i_0, \rho, r)$, and let $\beta_{\text{RMA}}(\text{cfg}_{\text{RMA}}) = \text{cfg}$ and $\beta_{\text{RMA}}(\text{cfg}'_{\text{RMA}}) = \text{cfg}'$, with $\text{cfg} = \langle \text{PState}, \text{NState} \rangle$ and $\text{cfg}' = \langle \text{PState}', \text{NState}' \rangle$. By RMA-enabledness we have, $\text{PState}(i_0).(\text{loc}, \text{rd}) = (\rho.\text{frm}, r)$ and there exists $R : \mathcal{M} \times \mathbb{N} \rightarrow \mathbb{N}$ satisfying $0 \leq R \leq \text{NState}$ such that $R(\cdot, r) \models \rho.\text{guard}[P \leftarrow \nu]$.

Step 1 (Prepare with receives). Let $F = \text{FV}_{\mathcal{M}}(\rho.\text{guard})$. For each $m \in F$, set $\Delta(m) = \max\{0, R(m, r) - \text{PState}(i_0).\text{rcvMsg}(m, r)\}$. Execute exactly $\Delta(m)$ transitions $\text{Recv}(i_0, \langle m, r \rangle)$ (for each $m \in F$), obtaining

$$\text{cfg} \rightsquigarrow^{\text{Recv}^*} \text{cfg}^* = \langle \text{PState}^*, \text{NState} \rangle.$$

Feasibility holds because $0 \leq \Delta(m) \leq \text{NState}(m, r) - \text{PState}(i_0).\text{rcvMsg}(m, r)$ by $R \leq \text{NState}$ (see §A.1).

Note that only $\text{PState}(i_0).\text{rcvMsg}(\cdot, r)$ may change in cfg^* after series of process i_0 receives. Let $S = F \cap M_{i_0}(\text{cfg})$. By the definition of β_{RMA} :

- For $m \in S$, $\text{PState}(i_0).\text{rcvMsg}(m, r) = \text{NState}(m, r)$, hence $\Delta(m) = 0$ and therefore $\text{PState}^*(i_0).\text{rcvMsg}(m, r) \geq R(m, r)$.
- For $m \in F \setminus S$, $\text{PState}(i_0).\text{rcvMsg}(m, r) = 0$, hence $\Delta(m) = R(m, r)$ and therefore $\text{PState}^*(i_0).\text{rcvMsg}(m, r) = R(m, r)$.
- For $m \notin F$, and for all $i \neq i_0$ or $r' \neq r$, received message counts are unchanged.

Consequently, on the guard's support F , $\text{PState}^*(i_0).\text{rcvMsg}(\cdot, r)$ agrees with $R(\cdot, r)$ on $F \setminus S$ and dominates it on S . Since $\rho.\text{guard}$ depends only on F , and by Condition 3 in Def. 1, the guard is monotone in the variables from S , replacing $R(\cdot, r)$ by $\text{PState}^*(i_0).\text{rcvMsg}(\cdot, r)$ preserves satisfaction: if $R(\cdot, r) \models \rho.\text{guard}[P \leftarrow \nu]$, then also $\text{PState}^*(i_0).\text{rcvMsg}(\cdot, r) \models \rho.\text{guard}[P \leftarrow \nu]$. Hence $\text{Update}(i_0, \rho, r)$ is enabled in cfg^* .

Step 2 (Apply the update). From Step 1, $a = \text{Update}(i_0, \rho, r)$ is enabled in cfg^* . Apply it to obtain

$$\text{cfg}^* \xrightarrow{\text{Update}(i_0, \rho, r)} \text{cfg}^x = \langle \text{PState}^x, \text{NState}^x \rangle.$$

Receives do not change NState or any (loc, rd) , and in both the concrete and RMA semantics the effect of Update on these components coincides. Therefore, comparing with the abstract step $(\text{cfg}_{\text{RMA}}, a, \text{cfg}'_{\text{RMA}})$,

$$\text{NState}^x = \text{NState}' \quad \text{and} \quad \text{PState}^x(i).(\text{loc}, \text{rd}) = \text{PState}'(i).(\text{loc}, \text{rd}) \quad \text{for all } i.$$

Step 3 (Realign with receives). Only the receive message component may differ between cfg^x and cfg' . We reach cfg' from cfg^x by finitely many Recv steps.

Past rounds. For every process i and every $r' < \text{PState}'(i).\text{rd}$, $\beta_{\text{RMA}}(\text{cfg}'_{\text{RMA}})$ requires $\text{PState}'(i).\text{rcvMsg}(\cdot, r') = \text{NState}'(\cdot, r')$. Since $\text{PState}^x(i).\text{rcvMsg}(\cdot, r') \leq \text{NState}'(\cdot, r')$ component-wise (Eq. 1), we can deliver the outstanding messages at each (m, r') until equality holds.

Frontier round. Let $r_i = \text{PState}'(i).\text{rd}$ and let $M_i(\text{cfg}')$ be as in the definition of β_{RMA} ; note that $M_i(\text{cfg}') = M_i(\text{cfg}^x)$. For each i , deliver messages at round r_i exactly for those $m \in M_i(\text{cfg}^x)$ until $\text{PState}^x(i).\text{rcvMsg}(m, r_i) = \text{NState}'(m, r_i)$, and deliver none for $m \notin M_i(\text{cfg}^x)$. This is feasible by Eq. 1. Moreover:

- For $i \neq i_0$ we have $\text{PState}^x(i) = \text{PState}(i)$, hence $M_i(\text{cfg}^x) = M_i(\text{cfg})$ and thus for all $m \notin M_i(\text{cfg}^x)$ their receive count in round r remain 0.

- For $i = i_0$:
 - If $\rho.\text{type} = 0$, then by construction of M_{i_0} along type-0 paths, $M_{i_0}(\text{cfg}^x) \supseteq M_{i_0}(\text{cfg}) \cup \text{FV}_{\mathcal{M}}(\rho.\text{guard})$, so all messages delivered in Step 1 remain permitted and any additional ones required by $\beta_{\text{RMA}}(\text{cfg}'_{\text{RMA}})$ can be added now.
 - If $\rho.\text{type} > 0$, the frontier advances to $r + \rho.\text{type}$, and since $\text{PState}^x(i_0).\text{rcvMsg}(\cdot, r + \rho.\text{type}) = 0$, we simply deliver up to $\text{NState}'(\cdot, r + \rho.\text{type})$ on the set $M_{i_0}(\text{cfg}^x)$.

Future rounds. For all i and $r'' > \text{PState}'(i).\text{rd}$, $\beta_{\text{RMA}}(\text{cfg}'_{\text{RMA}})$ requires $\text{PState}(i).\text{rcvMsg}(\cdot, r'') = 0$. This already holds in cfg^x and is preserved by not delivering any such messages.

After finitely many Recv transitions as above, the resulting concrete state $\text{cfg}^\dagger = \langle \text{PState}^\dagger, \text{NState}^\dagger \rangle$ satisfies $\text{PState}^\dagger(i).(\text{loc}, \text{rd}) = \text{PState}'(i).(\text{loc}, \text{rd})$ and $\text{PState}^\dagger(i).\text{rcvMsg} = \text{PState}'(i).\text{rcvMsg}$ for all i ; hence the state reached is exactly $\text{cfg}^\dagger = \beta_{\text{RMA}}(\text{cfg}'_{\text{RMA}}) = \text{cfg}'$.

We have thus constructed a concrete finite path

$$\text{cfg} \rightsquigarrow^{\text{Recv}^*} \text{cfg}^* \xrightarrow{a} \text{cfg}^x \rightsquigarrow^{\text{Recv}^*} \text{cfg}',$$

in which exactly one transition is a and all others are Recv, as required. \blacktriangleleft

C.2 Proof of Commutativity Claim (Appendix B.3)

Before providing the proof we recall the PIA semantics. Recall in PIA semantics, a configuration $\text{cfg} = \langle \text{PState}, \text{NState} \rangle$ consists of $\text{PState} : \mathcal{L} \times \mathbb{N} \rightarrow \mathbb{N}$ (number of processes at location/round pairs (ℓ, r)) and $\text{NState} : \mathcal{M} \times \mathbb{N} \rightarrow \mathbb{N}$ (number of messages of kind m sent for round r). For an action $a = \text{Update}(\rho, r)$, set

$$s(a) = (\rho.\text{from}, r), \quad \text{tgt}(a) = r + \rho.\text{type}, \quad t(a) = (\rho.\text{to}, \text{tgt}(a)).$$

Executing a at $\text{cfg} = \langle \text{PState}, \text{NState} \rangle$ produces $\text{cfg}' = \langle \text{PState}', \text{NState}' \rangle$ with

$$\text{PState}'(\ell, r') = \begin{cases} \text{PState}(\ell, r') - 1, & \text{if } (\ell, r') = s(a), \\ \text{PState}(\ell, r') + 1 & \text{if } (\ell, r') = t(a), \\ \text{PState}(\ell, r'), & \text{otherwise.} \end{cases}$$

$$\text{NState}'(m, r') = \begin{cases} \text{NState}(m, r') + 1, & \text{if } (m, r') = (\text{Bcast}(\rho.\text{to}), \text{tgt}(a)), \\ \text{NState}(m, r'), & \text{otherwise.} \end{cases}$$

Action a is enabled at cfg if

- (C1) $\text{PState}(s(a)) > 0$, and
- (C2) there exists a witness $R : \mathcal{M} \times \mathbb{N} \rightarrow \mathbb{N}$ with $0 \leq R \leq \text{NState}$ (component-wise) such that $R(\cdot, r) \models \rho.\text{guard}[\text{P} \leftarrow \nu]$.

We will use following two facts. Let $a = \text{Update}(\rho, r)$:

1. (F1) Round locality of guards. Enabledness of a depends only on the round r slice of NState . Indeed, if $R \leq \text{NState}$ witnesses the guard, then so does \tilde{R} defined by $\tilde{R}(\cdot, r) = R(\cdot, r)$ and $\tilde{R}(\cdot, r'') = 0$ for all $r'' \neq r$.
2. (F2) Monotonicity in NState . If a is enabled under NState and $\text{NState}' \geq \text{NState}$ component-wise, then a remains enabled under NState' (reuse the same witness R).

Proof. Assume $(\text{cfg}, a, \text{cfg}^*), (\text{cfg}^*, a', \text{cfg}') \in Tr_\nu^{\text{PIA}}$ with $\text{cfg} = \langle \text{PState}, \text{NState} \rangle$, $\text{cfg}^* = \langle \text{PState}^*, \text{NState}^* \rangle$, $\text{cfg}' = \langle \text{PState}', \text{NState}' \rangle$, $a = \text{Update}(\rho, r)$ and $a' = \text{Update}(\rho', r')$, and assume $\text{tgt}(a) \neq r'$.

Step 1: a' is enabled at cfg . Since $(\text{cfg}^*, a', \text{cfg}') \in Tr_\nu^{\text{PIA}}$, enabledness of a' at cfg^* gives

$$\text{PState}^*(s(a')) > 0 \quad \text{and} \quad \exists R^* \leq \text{NState}^* \text{ with } R^*(\cdot, r') \models \rho'.\text{guard}[\text{P} \leftarrow \nu].$$

Enabledness condition C2 holds. Executing a from cfg to cfg^* changes NState only at $(\text{Bcast}(\rho.\text{to}), \text{tgt}(a))$. By the hypothesis $\text{tgt}(a) \neq r'$, we have $\text{NState}^*(\cdot, r') = \text{NState}(\cdot, r')$. By (F1), R^* is a valid witness for the guard of a' at cfg .

Enabledness condition C1 holds. If $s(a') \neq s(a)$, then $\text{PState}^*(s(a')) = \text{PState}(s(a'))$, hence $\text{PState}(s(a')) > 0$. Else $s(a') = s(a)$, then $\text{PState}^*(s(a)) = \text{PState}(s(a)) - 1 > 0$, so $\text{PState}(s(a)) \geq 2$ and in particular $\text{PState}(s(a')) > 0$. Thus a' is enabled at cfg . Let $\text{cfg}^\dagger = \text{effect}_{\text{PIA}}(\text{cfg}, a')$. Then $(\text{cfg}, a', \text{cfg}^\dagger) \in Tr_\nu^{\text{PIA}}$.

Step 2: a is enabled at cfg^\dagger . Since $(\text{cfg}, a, \text{cfg}^*) \in Tr_\nu^{\text{PIA}}$, enabledness of a at cfg gives

$$\text{PState}(s(a)) > 0 \quad \text{and} \quad \exists R \leq \text{NState} \text{ with } R(\cdot, r) \models \rho.\text{guard}[\text{P} \leftarrow \nu].$$

Enabledness condition C2 holds. From cfg to cfg^\dagger , executing a' changes PState only at $s(a')$ (by -1) and $t(a')$ (by $+1$), and changes NState only by increasing the entry at $(\text{Bcast}(\rho'.\text{to}), \text{tgt}(a'))$. Hence $\text{NState}^\dagger \geq \text{NState}$ component-wise, so by (F2) any witness for the guard of a at cfg remains valid at cfg^\dagger .

Enabledness condition C1 holds. If $s(a) \neq s(a')$, then $\text{PState}^\dagger(s(a)) = \text{PState}(s(a)) > 0$. Else $s(a) = s(a')$, then from Step 1 we had $\text{PState}(s(a)) \geq 2$, so $\text{PState}^\dagger(s(a)) = \text{PState}(s(a)) - 1 \geq 1 > 0$. Therefore a is enabled at cfg^\dagger , let $\text{effect}_{\text{PIA}}(\text{cfg}^\dagger, a) = \widehat{\text{cfg}}$ then $(\text{cfg}^\dagger, a, \widehat{\text{cfg}}) \in Tr_\nu^{\text{PIA}}$.

Step 3: $\widehat{\text{cfg}}$ and cfg' are equal. Both sequences aa' and $a'a$ modify exactly the same multiset of counters:

- on PState : decrement at $s(a)$ and $s(a')$, increment at $t(a)$ and $t(a')$;
- on NState : increment at $(\text{Bcast}(\rho.\text{to}), \text{tgt}(a))$ and at $(\text{Bcast}(\rho'.\text{to}), \text{tgt}(a'))$.

Since these updates are additions of integers (decrement is addition of the count and -1) at fixed coordinates, which commute, we obtain

$$\text{effect}_{\text{PIA}}(\text{effect}_{\text{PIA}}(\text{cfg}, a), a') = \text{effect}_{\text{PIA}}(\text{effect}_{\text{PIA}}(\text{cfg}, a'), a).$$

By hypothesis, since the left-hand side is cfg' and the right hand side $\widehat{\text{cfg}}$, hence $\widehat{\text{cfg}} = \text{cfg}'$.

Thus we have found cfg^\dagger with $(\text{cfg}, a', \text{cfg}^\dagger)$ and $(\text{cfg}^\dagger, a, \text{cfg}')$ in Tr_ν^{PIA} , as required. ◀

D Explicit Encoding of Finite-Counter System

This appendix gives the explicit finite-counter-system construction obtained after the reduction presented in Section 3. The input is a process template

$$\mathcal{T} = \langle \text{P}, \text{rc}, \mathcal{L}, \mathcal{I}, \mathcal{M}, \text{Bcast}, \text{Rules} \rangle$$

and an HSCL formula φ . For fixed-instance verification, the input also includes a parameter valuation $\nu : \text{P} \rightarrow \mathbb{N}$.

The output is a finite-counter system

$$(V, \text{INVAR}, \text{INIT}, \text{TRAN})$$

together with the LTL formula obtained from φ , whose atomic propositions are linear-arithmetic formulas over V . Thus, the construction produces an instance of LTL model checking over a finite-counter system, which can be encoded in symbolic model checkers such as nuXmv.

In the fixed-instance case, the invariant formula **INVAR** additionally fixes the parameter variables according to ν . This implies that only finitely many valuations satisfy **INVAR**. Hence, for fixed-instance verification, the generated finite-counter system is in fact finite-state.

For a rule $\rho \in \text{Rules}$, write $\rho = (\ell, \ell', k, g)$, where $\ell = \rho.\text{from}$, $\ell' = \rho.\text{to}$, $k = \rho.\text{type}$, and $g = \rho.\text{guard}$. Let $b = \max\{\rho.\text{type} \mid \rho \in \text{Rules}\}$. Further, let p_1, \dots, p_q be the parameter variables from \mathbf{P} that occur in g , and let m_1, \dots, m_s be the message variables from \mathcal{M} that occur in g . Let $\widehat{g}(p_1, \dots, p_q, m_1, \dots, m_s)$ be a quantifier-free Presburger formula equivalent to

$$\exists r_1, \dots, r_s. \left(\bigwedge_{i=1}^s 0 \leq r_i \leq m_i \right) \wedge g[m_1 \mapsto r_1, \dots, m_s \mapsto r_s].$$

Let $X \subseteq \mathcal{L}$ be the set of locations mentioned in φ and let K be one plus the largest threshold appearing in cumulative atoms of φ , see Def. 2 ($K = 0$ if no such atom exists).

Below, we describe each of the components of the obtained finite-counter system and the LTL formula, including some brief explanations to help with understanding.

Variables V .

The set V consists of the following non-negative integer variables:

$$\begin{aligned} \text{par}_p & \quad (p \in \mathbf{P}), \\ \text{loc}_{\ell,d} & \quad (\ell \in \mathcal{L}, d \in \{0, \dots, b-1\}), \\ \text{msg}_{m,d} & \quad (m \in \mathcal{M}, d \in \{0, \dots, b-1\}), \\ \text{local}_{\ell}, \text{cumul}_{\ell} & \quad (\ell \in X). \end{aligned}$$

These are called, respectively, *parameter variables*, *location variables*, *message variables*, and *history variables*.

Invariant formula **INVAR**.

The formula **INVAR** is the conjunction of the constraints below.

1. The parameter variables satisfy the resilience condition:

$$\text{rc}[p \mapsto \text{par}_p].$$

For fixed-instance verification with parameter valuation $\nu : \mathbf{P} \rightarrow \mathbb{N}$, **INVAR** additionally includes the constraints

$$\text{par}_p = \nu(p) \quad (p \in \mathbf{P}).$$

2. The location variables are bounded by the total number of processes:

$$H \leq \sum_{\ell \in \mathcal{L}} \sum_{d=0}^{b-1} \text{loc}_{\ell,d} \leq \text{par}_n$$

where $H = n$ when failures are modeled explicitly by dedicated fault locations, and $H = n - t$ when failures are modeled implicitly by allowing processes to stop participating.

3. The message variables are bounded by the maximum number of messages that can be broadcast in one round:

$$0 \leq \text{msg}_{m,d} \leq |\mathcal{L}| \cdot \text{par}_n \quad (m \in \mathcal{M}, d \in \{0, \dots, b-1\}).$$

4. The history variables are bounded as follows:

$$(0 \leq \text{local}_\ell \leq \text{par}_n) \wedge (0 \leq \text{cumul}_\ell \leq K) \quad (\ell \in X).$$

Initial formula INIT.

The formula INIT is the conjunction of the constraints below.

1. The initial location variables satisfy

$$\begin{aligned} \sum_{\ell \in \mathcal{I}} \text{loc}_{\ell,0} &= \text{par}_n, \\ \text{loc}_{\ell,0} &= 0 \quad (\ell \notin \mathcal{I}), \quad \text{and} \\ \text{loc}_{\ell,d} &= 0 \quad (\ell \in \mathcal{L}, d \in \{1, \dots, b-1\}). \end{aligned}$$

2. The initial message variables satisfy

$$\text{msg}_{m,d} = 0 \quad (m \in \mathcal{M}, d \in \{0, \dots, b-1\}).$$

3. The initial history variables satisfy

$$\text{local}_\ell = \begin{cases} \text{loc}_{\ell,0} & \text{if } \ell \in \mathcal{I}, \\ 0 & \text{otherwise,} \end{cases} \quad \text{cumul}_\ell = \begin{cases} \text{loc}_{\ell,0} & \text{if } \ell \in \mathcal{I}, \\ 0 & \text{otherwise.} \end{cases}$$

Transition formula TRAN.

The transition formula is the disjunction of the local-transition formula and the jump-transition formula:

$$\text{TRAN} = \text{TRAN}_{\text{loc}} \vee \text{TRAN}_{\text{jump}}.$$

Local-transition formula TRAN_{loc} . Intuitively, the formula TRAN_{loc} encodes one process taking a type-0 rule in the current frontier round. For each type-0 rule

$$\rho = (\ell, \ell', 0, g),$$

we define a clause LocClause_ρ , and set

$$\text{TRAN}_{\text{loc}} = \bigvee_{\rho=(\ell,\ell',0,g) \in \text{Rules}} \text{LocClause}_\rho.$$

The clause LocClause_ρ is the conjunction of the following constraints.

1. The enabledness constrain:

$$\text{loc}_{\ell,0} > 0 \wedge \hat{g}[p \mapsto \text{par}_p, m \mapsto \text{msg}_{m,0}].$$

2. The location variables are updated by moving one process from ℓ to ℓ' at depth 0:

$$\text{loc}'_{\ell,0} = \text{loc}_{\ell,0} - 1, \quad \text{loc}'_{\ell',0} = \text{loc}_{\ell',0} + 1,$$

and all other location variables are unchanged.

3. If $\text{Bcast}(\ell') = m \in \mathcal{M}$, then the corresponding message variable at depth 0 is incremented:

$$\text{msg}'_{m,0} = \text{msg}_{m,0} + 1,$$

and all other message variables are unchanged. If $\text{Bcast}(\ell') = \perp$, then all message variables are unchanged.

4. If $\ell' \in X$, then the history variables for ℓ' is incremented as follows:

$$\text{local}'_{\ell'} = \text{local}_{\ell'} + 1, \quad \text{cumul}'_{\ell'} = \begin{cases} \text{cumul}_{\ell'} + 1 & \text{if } \text{cumul}_{\ell'} < K, \\ \text{cumul}_{\ell'} & \text{otherwise.} \end{cases}$$

and all other history variables are unchanged. If $\ell' \notin X$, then all history variables are unchanged.

5. Finally, all parameter variables are unchanged.

Jump-transition formula $\text{TRAN}_{\text{jump}}$. Intuitively, the formula $\text{TRAN}_{\text{jump}}$ encodes a jump of the frontier round. For each jump length

$$h \in \{1, \dots, b\},$$

we define a clause JumpClause_h , and set

$$\text{TRAN}_{\text{jump}} = \bigvee_{h=1}^b \text{JumpClause}_h.$$

The clause JumpClause_h uses auxiliary non-negative integer variables

$$J_{d,\rho} \quad (d \in \{0, \dots, b-1\}, \rho \in \text{Rules}, \rho.\text{type} > 0).$$

The variable $J_{d,\rho}$ denotes the number of processes at depth d that take the positive-type rule ρ during the jump.

Formally, JumpClause_h can be viewed as existentially quantifying the auxiliary variables $J_{d,\rho}$; the resulting formula can then be made linear-arithmetic by Presburger quantifier elimination. In our encoding, we use the equivalent and more direct presentation: the variables $J_{d,\rho}$ are included in V as auxiliary variables and are updated nondeterministically by jump transitions, so that their current values serve as witnesses for the jump.

The clause JumpClause_h is the conjunction of the following constraints.

1. The auxiliary variables cannot move more processes than are available. For every $\lambda \in \mathcal{L}$ and $d \in \{0, \dots, b-1\}$ writing

$$J_{\lambda,d}^{\text{out}} = \sum_{\substack{\rho=(\lambda,\ell',k,g) \in \text{Rules} \\ k>0}} J_{d,\rho},$$

we require

$$J_{\lambda,d}^{\text{out}} \leq \text{loc}_{\lambda,d} \quad (\lambda \in \mathcal{L}, d \in \{0, \dots, b-1\}).$$

2. A positive-type rule may be taken only if it lands exactly in the new frontier round. Thus, for every $\rho = (\ell, \ell', k, g)$ with $k > 0$, and every $d \in \{0, \dots, b-1\}$, we require

$$J_{d,\rho} > 0 \implies d + h = k.$$

3. Whenever some processes take a rule, its guard must be enabled at the corresponding depth.

$$J_{d,\rho} > 0 \implies \widehat{g}[p \mapsto \text{par}_p, m \mapsto \text{msg}_{m,d}],$$

4. The location variables are updated by shifting the old window by length h and placing the processes that jump in the new frontier round. For every $\lambda \in \mathcal{L}$, let

$$J_\lambda^{\text{in}} = \sum_{\substack{d \in \{0, \dots, b-1\} \\ \rho = (\ell, \lambda, k, g) \in \text{Rules} \\ k > 0}} J_{d,\rho}.$$

Then

$$\text{loc}'_{\lambda,0} = J_\lambda^{\text{in}} \quad (\lambda \in \mathcal{L}).$$

For depths skipped by the jump, we set

$$\text{loc}'_{\lambda,d} = 0 \quad (\lambda \in \mathcal{L}, 1 \leq d < h).$$

For the remaining depths, we shift the old variables and remove the processes that jumped:

$$\text{loc}'_{\lambda,d} = \text{loc}_{\lambda,d-h} - J_{\lambda,d-h}^{\text{out}} \quad (\lambda \in \mathcal{L}, h \leq d \leq b-1).$$

5. The message variables are updated analogously. The messages in the new frontier round are exactly those broadcast by the processes that jump into that round. Thus, for every $m \in \mathcal{M}$,

$$\text{msg}'_{m,0} = \sum_{\substack{\lambda \in \mathcal{L} \\ \text{Bcast}(\lambda) = m}} J_\lambda^{\text{in}}.$$

For depths skipped by the jump, we set

$$\text{msg}'_{m,d} = 0 \quad (m \in \mathcal{M}, 1 \leq d < h).$$

For the remaining depths, we shift the old message variables:

$$\text{msg}'_{m,d} = \text{msg}_{m,d-h} \quad (m \in \mathcal{M}, h \leq d \leq b-1).$$

6. The history variables are updated according to the processes that enter locations mentioned in the formula. For every $\lambda \in X$,

$$\text{local}'_\lambda = J_\lambda^{\text{in}}, \quad \text{and} \quad \text{cumul}'_\lambda = \begin{cases} \text{cumul}_\lambda + J_\lambda^{\text{in}} & \text{if } \text{cumul}_\lambda + J_\lambda^{\text{in}} \leq K, \\ K & \text{otherwise.} \end{cases}$$

7. Finally, all parameter variables are unchanged.

Remark. The nuXmv encoding additionally requires the transition relation to be total, i.e., to have no deadlock states. We ensure this manually by adding stuttering transitions wherever necessary.

LTL Specification.

For completeness, we recall the HSCL-to-LTL translation presented Section 3.2. From HSCL formula φ , we construct an LTL formula $\text{LTL}(\varphi)$ recursively. The atoms of the translated formula are linear-arithmetic formulas over the history variables of the finite-counter system, namely formulas of the form

$$\sum_{\ell \in X} c_\ell \cdot \text{local}_\ell \leq t \quad \text{or} \quad \sum_{\ell \in X} c_\ell \cdot \text{cumul}_\ell \leq t,$$

where $c_\ell \in \mathbb{N}$ are constants, $t \in \text{LinTrm}(\mathbb{P})$, and $\text{local}_\ell, \text{cumul}_\ell$ are history variables.

The translation is defined as follows. See Def.2 for the syntax of HSCL. For a universal round-local atom

$$\forall r. \alpha_r \quad \text{where} \quad \alpha_r = \sum_{\ell \in X} c_\ell \cdot \kappa(\ell, r) \leq t,$$

we define

$$\text{LTL}(\forall r. \alpha_r) = \mathbf{G} \left(\sum_{\ell \in X} c_\ell \cdot \text{local}_\ell \leq t \right).$$

For a cumulative atom

$$\beta = \sum_{\ell \in X} c_\ell \cdot \sum_r \kappa(\ell, r) \leq t,$$

we define

$$\text{LTL}(\beta) = \mathbf{G} \left(\sum_{\ell \in X} c_\ell \cdot \text{cumul}_\ell \leq t \right).$$

Boolean connectives are translated compositionally:

$$\text{LTL}(\neg\psi) = \neg\text{LTL}(\psi), \quad \text{LTL}(\psi \wedge \psi') = \text{LTL}(\psi) \wedge \text{LTL}(\psi').$$